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ABSTRACT 
 
ON-CHIP ANTENNAS AND PCB PACKAGED PHASED-ARRAY RADAR RECEIVER 
FRONT-END AT MM-WAVE FREQUENCIES 
 
MIRMEHDI SEYYEDESFAHLAN 
Ph.D. Dissertation, December 2015 
Supervisor: Prof. Ibrahim Tekin 
 
Keywords: On-chip antenna, ACP probe, 77 GHz automotive radar, W-band measurement. 
 
In this dissertation, on-chip antennas for integration in a single RFIC radar chip and alternative 
wire-bonded PCB/chip package for 77 GHz automotive radar front-end are studied and 
manufactured.  
To meet the purpose of dissertation, design and implementation of flat, L-shaped and T-shaped 
W-band on-chip strip dipole antennas integrated with a LC balun circuit are presented. The on-chip 
antennas and the balun circuit are realized by using IHP’s 0.25 µm SiGe BiCMOS technology with 
a localized back-side etch (LBE) module to decrease substrate loss. 
It has been observed that measurements are highly influenced by the antenna placements and 
the ACP110-A-GSG-100 probe. Thus, a software calibration is performed similar to a network 
analyzer calibration to model the effect of ACP probe, and then the antenna reflection coefficient is 
calculated using the modeled probe-fed antenna. 
Finally, a low cost 77 GHz 4-element phased-array radar receiver front-end module is designed 
and manufactured using PCB patch antennas to get rid of on-chip antennas surface wave and 
achieve better array gain. The receiver package is implemented by integrating active phase shifter 
chips on a single layer Rogers 3003 PCB board using ball-to-wedge bonding with insertion loss less 
than 7.5 dB at 77 GHz; this loss is compensated by the gain of chips’ LNA. 
A novel method which exploits Klopfenstein tapering is used to connect coplanar waveguide to 
microstrip line at W-band frequency for chip to PCB board transition. The measured gains of the 
phased-array receiver and passive 4-element antenna array are compared. The receiver and passive 
array achieve the maximum gains of 9.7 dBi and 10.4 dBi at 77 GHz. The beam can be steered to 
±30°. 
v 
ÖZET 
 
MİLİMETRE-DALGA UYGULAMALARI İÇİN YONGA-ÜSTÜ ANTENLER VE PCB 
PAKETLİ FAZ-DİZİNLİ RADAR ALICI ÖN-UCU  
 
MIRMEHDI SEYYEDESFAHLAN 
Doktora Tezi, Aralık 2015 
Danışman: Prof. Dr. Ibrahim Tekin 
 
Anahtar Kelimeler: Yonga-üstü anten, ACP prob, 77 GHz otomotiv radar, W-bant ölçüm. 
 
Bu tezde, yonga-üstü antenlerin tek bir RFIC radar yongasına ve alternatif olarak tel-bağlı  
77 GHz otomotiv radar PCB/yonga paketi ön ucuna bütünleştirilmesi çalışılmış ve üretilmiştir. 
Tezin amacını karşılamak için, düz, L- ve T-tipi, LC balun devresine bütünleşik W-bant  
yonga-üstü şerit dipol antenlerin tasarımı ve uygulaması sunulmuştur. Yonga-üstü antenler ve balun 
devreleri, alt tabaka kaybını azaltmak için LBE modülü yardımıyla, IHP’nin 0.25 µm SiGe 
BiCMOS teknolojisi kullanılarak gerçekleştirilmiştir. 
Antenlerin yerleştirilmesi ve ACP110-A-GSG-100 sonda ile ölçümlerin dikkate değer bir 
ölçüde etkilendiği gözlenmiştir. Bu nedenle, ACP probun etkisini modellemek için ağ çözümleyici 
kalibrasyonuna benzer bir yazılım kalibrasyonu yapılmış ve ardından modellenen bu prob-beslemeli 
antenlerin, anten yansıma katsayısı hesaplanmıştır. 
Son olarak, yonga-üstü antenlerin yüzey dalgalarından kurtulmak ve daha iyi dizi kazancına 
erişmek için PCB yama antenleri kullanılarak düşük maliyetli 77 GHz 4-elemanlı faz-dizinli radar 
alıcı ön-ucu modülü tasarlanmış ve üretilmiştir. Alıcı paketi, aktif faz kaydırıcı yongalarının tek 
katmanlı Rogers 3003 PCB paneline 77 GHz’te 7.5 dB’den daha az iletim kayıplı tel bağlaması 
kullanılarak bütünleştirilmesi ile gerçekleştirilmiştir; bu kayıplar LNA yongalarının kazancı ile 
telafi edilmiştir. 
Klopfenstein empedans uyarlamasından yararlanan özgün bir yöntem, yongadan PCB panele 
geçiş için eş düzlemli dalga kılavuzundan W-bant frekansında mikroşerit hatlara bağlamakta 
kullanılmıştır. Faz-dizinli alıcı ve pasif 4-elemanlı anten dizilerinin ölçülen kazançları 
karşılaştırılmıştır. Alıcı ve pasif dizi, 77 GHz’te 9.7 dBi ve 10.4 dBi maksimum kazançlara 
erişmiştir. Anten ışını ±30° döndürülebilir. 
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CHAPTER 1  
INTRODUCTION  
1.1 Millimeter Waves Applications and Practical Devices 
Investigation on CMOS and chip technology has led to many developments as well as 
miniaturization of electronic circuits. Demand for integration of different passive and active 
components inside silicon chips are further increased at mm-wave frequencies [1-8]. 
Applications of the mm-wave at 60 GHz for wireless communication [9-15], 77 GHz 
automotive radar [16] and imaging at 94 GHz [17-18] and 140 GHz [19-20] have been 
increased in recent decades. Radar sensors operating at 77 and 94 GHz can also be used in 
Helicopters for collision avoidance with an obstacle in difficult weather condition; since it can 
penetrate through fog and heavy dust and has high resolution [21]. Various practical usage of 
the mm-wave frequency for communication between game modules, civilian and military 
applications are shown in Figure 1.1. 
The automotive mm-wave radar operating at 77GHz is one of the achievements in CMOS 
technology, which has been receiving a lot of attention in the last decade; and circuit 
designers put a lot of energy to bring all components of the system into a single chip to 
enhance efficiency, performance and specifically decrease the size and cost of the on chip 
radars [22]. Automotive cruise control systems and especially 77 GHz automotive radar is 
coming up with new features every day [23-25]. Open literature presents improved low noise 
amplifiers, phase shifters and also methods which results in better antenna performance, gain 
and directivity [26-33]. With development of the chip integration technology, radar 
transceiver modules are being integrated inside a single chip [23-25]. However, when 
multiple antennas or all components of radar are integrated inside a single chip, the occupied 
chip size is increased due to large antenna sizes. Each designer proposes new methods to 
reduce either chip size or cost of his structure. Most of the times, each component is designed 
individually (lower chip area) and then connected to each other [34] to examine the 
performance of the targeted system. The other technique is to place some of the components 
of the radar receiver to the RFIC chip and rest of the components/transitions to the printed 
2 
circuit board (PCB) and then use packaging techniques to combine these components which 
offer superior cost performance compared to RFIC chip only solutions. Thus, radar designers 
attempt to improve the system-in-package performance by increasing the efficiency of 
antenna, phase shifter/receiver chip as well as RF transitions that are employed for interfacing 
between the chip and PCB. Connecting the patterned PCB circuitry to the chips with 
minimum insertion loss for exploiting probe-measured performance of chip, is demanding 
innovations and improvements in both the circuits on the board and the connecting 
techniques. 
Connecting different modules at lower frequencies may be easier, but as the frequency is 
increased, the connections are going to be more sensitive and in some cases impossible; at 
higher frequencies the size and accuracy of the connections have significant effects on 
transmitted/received signals. Development of technology has been creating different methods 
of packaging such as embedding the chip in Si substrate [35], embedded wafer level ball grid 
array (eWLB) package [36-38], flip-chip [39-40] and wire bonding chip to PCB [37], [41-45]. 
         
 
 
         
 
 
Figure 1.1: Practical applications of the mm-waves radars. 
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1.2 Automotive Radar Link and Radar Range 
Developing the radar technology in the vehicles, The European Telecommunications 
Standards Institute (ETSI), specified the frequencies 24 GHz and 77 GHz for operating the 
automotive radar. In the standards of ETSI, 77 GHz is used for automatic cruise control “long 
range radar”, while the anti-collision “short range radar” are operating at 24 GHz and 79 GHz 
frequencies [46]. Although radars at 24 GHz were marketed for a short term, however, this 
frequency was temporary due to other radio services in this band and suffering from 
interference with these services. The 76-77 GHz band is used for long range radar (LRR) and 
77 GHz to 81 GHz is allocated for short rang radar (SRR) that has wider bandwidth and 
higher resolution [47]. Various applications of the LRR and SRR automotive radar are shown 
in Figure 1.2. 
As it shown in Figure 1.2, in addition to the scan the beam and monitor around the 
vehicle, the range of the radar is also important factor in the design of radar. The Bosch recent 
third-generation long range radar (LLR3), developed from Infineon chip, can register the 
ranges up to 250 meters [48]. To improve the maximum range of radar, one can consider to 
increase gains of both the transmitter and receiver antennas. 
The received signal power Pr from the radar that has transmitted the signal with power Pt, 
is obtained as below [49]. 
2 2
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(1.1) 
where G is the transmitting antenna gain, R, distance between the target and radar, σ, radar 
cross section of target and Aeff is the effective aperture of the radar receiving antenna. If the 
 
Figure 1.2: Automotive radar applications. 
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transmitted and received gains of the radar are equal, then received power and radar distance 
range for specified signal-to-noise ratio (SNR) are obtained as (1.2) and (1.3), respectively. 
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where Ni is the input noise and is calculated using kTB (kT0 = -174 dBm/Hz and B is the radar 
receiver bandwidth). The radar distance is proportional with the square root of the radar gain. 
Since the gain of 4-element array is four times of single antenna radar, hence the radar 
maximum range for a required SNR for two systems with single and 4-element antenna array 
can be increased by two times. Therefore, using the n-element phased array not only exploits 
the user to scan the beam, but also increases the radar maximum range. 
1.3 Objectives and Major Challenges of This Dissertation 
The aim of this dissertation is to make a single integrated chip for 77 GHz automotive 
radar receiver front-end. The single chip contains antennas, active phase shifter circuits and 
power dividers/combiners. As a cost effective alternative, it is also aimed to integrate active 
phase shifter chips on a PCB board that contains antennas and power combining circuits using 
wire bond technology. 
To meet the goal of the dissertation in the field of on-chip W-band strip dipole antennas 
and automotive radar receiver front-end, integration of the active phase shifts with the PCB 
package are performed. The different shapes of the on-chip dipole antennas are designed and 
manufactured. The significant effect of air coplanar probe (ACP) tips on the antenna near 
field which is used to measure the antennas is demonstrated in both simulation and 
measurement. The probe de-embedding relation is deduced and used. Furthermore, a 77 GHz 
patch antenna and transition from coplanar to microstrip transmission lines are designed and 
manufactured on the PCB board to be integrated with active phase shifter chip and operate as 
the 77 GHz automotive radar receiver front end. The PCB antenna and phase shifter chip 
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integration is implemented to avoid the problems that arise during the on-chip antennas usage. 
The on-chip antennas can have advantages and disadvantages.  
The significant effect of the antenna in radar persuades the designer to take more time on 
the design of the antennas with better gain and directivity. Increasing chip technology and 
integrating the antennas along with other components inside the chip, size and accordingly the 
cost of the chip is also employed in the design process. 
As the frequency is increased, the size of the antenna becomes comparable to the chip size 
(less than 1 mm @ W band and on Si substrate) and this creates the opportunity for a highly 
integrated, single-chip transceiver to be integrated with the antenna or antenna arrays. Also, 
IHP realize the opportunity to reduce silicon substrate loss by IHP’s integrated LBE 
technology; which offers silicon substrate etch from backside of the substrate, therefore much 
higher antenna gains and directivity can be obtained. Integrating all components of the system 
into a single chip will cause to enhance efficiency, performance and specifically decrease the 
size and cost of the on chip radars. However, when an array of antenna is used, the size of 
chip is increased to keep the required spacing between the antennas and reduce the coupling 
between them. The other problem of on-chip antenna is the thick Si substrate with high 
dielectric constant under the antenna. When the chip is placed on ground plane greater than 
chip size, the substrate modes are excited and propagated at W band. These surface waves 
distort the on-chip antenna radiation pattern and side lobes with higher levels are emerged. 
Thus, the problem is being more complicated as the on-chip antennas are handled in array 
applications. Therefore, to get away from these problems, the antenna or antennas array can 
be fabricated on PCB board and integrated with the active phase shifter chips to exploit the 
beam steering. Consequently, the 77 GHz 4-element phased-array beam steering radar 
received front end is packaged and the device power gain is measured by controlling the bias 
voltages of the active phase shifter chips. 
This dissertation is organized as follows: in Chapter II, detailed analysis about the balun 
structure, straight, L-shaped and T-shaped dipole antennas on the chip will be presented. The 
effect of different parameters on the design of the antennas are simulated and displayed. In 
Chapter III, the effects of GSG pads in antenna near field and large ground plane on antenna 
radiation pattern distortion are demonstrated. The influence of the ACP in the measurements 
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is investigated by modeling and simulating the probe tips. The manufactured on-chip antennas 
measurements and probe de-embedded post measurement simulations are compared. In 
Chapter IV, the simulation and measurements of the components that are fabricated the 
RO3003 board are presented. The components include single, 4-element patch antenna array 
and coplanar waveguide to microstrip transmission line that are used to integrate with active 
phase shifter chip for operating a 77 GHz radar receiver front end. Moreover, the insertion 
loss of the wire-bond for different cases is modeled in simulation. In Chapter V, the procedure 
for integrating the active phase shifter chip on the PCB will be detailed, 2-element and  
4-element beam-steering phased-array are presented. Finally, the dissertation will be 
concluded with Chapter VI. 
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CHAPTER 2 
ON-CHIP DIPOLE ANTENNAS 
2.1 Roadmap to The Chapter 
In this chapter, the on-chip microstrip dipole antennas which will be fabricated on Si 
substrate are introduced. Three straight, L-shaped and T-shaped dipole antennas are designed 
at 77 GHz and 94 GHz frequencies. The unbalanced microstrip transmission line is connected 
to balanced dipole antenna using the LC balun circuit. The on-chip balun design process is 
presented in detail. Different parameters such as antenna arms lengths, widths, Si substrate 
beneath the antenna and balun capacitor effects on antenna performance are investigated in 
simulations. 
2.2 Designed On-Chip Antennas Different Layers 
IHP’s 0.25 µm SiGe BiCMOS technology by Localized Backside Etch (LBE) module is 
used to realize the on-chip microstrip dipole antennas. In this process, the antennas are 
designed on Si substrate with dielectric constant ɛr = 11.9 and conductivity of σ = 2 S/m. The 
microstrip transmission line (MTL), balun circuit and antenna are designed on metal layers, 
called Metal 1 and Metal 2. As shown in Figure 2.1, the metal layers are placed inside the thin 
(11.4 µm) film of SiO2 (with permittivity of ɛr = 4.1) on the Si substrate. The thicknesses of 
Metal 1 and 2 are 1 µm and 3 µm, respectively. The Si substrate thickness for antennas 
operating at 77 GHz is 670 µm, and for the designed antennas at 94 GHz is considered as 450 
µm. To decrease the substrate loss and increase the directivity of the antenna, the Si beneath 
the antenna is etched using the IHP’s LBE module. 
2.3 Balun Definition 
Generally, the dipole antenna arms are fed using a voltage source that its terminal has 
180° phase difference. In order to connect a strip dipole antenna’s arm to an unbalanced 
microstrip transmission line (MTL), a balun circuit is required to divide the input signal of 
MTL to the antenna arms with equal amplitudes and 180° degree phase difference [50-51]  
8 
 
Figure 2.1: Cross sectional view of the designed on-chip dipole antennas 
between them. The LC balun type is employed in the designed on-chip dipole antennas in this 
work. The advantage of the LC balun circuit at mm-wave frequencies is that it occupies a 
much smaller chip area than the λ/4 long transmission line based approaches. In on-chip LC 
balun circuits, the metal-insulator-metal (MIM) technology can be used to implement the 
capacitors. Moreover, the distributed inductors are implemented by thin MTL if their lengths 
do not exceed 300 µm long at W-band frequency. 
2.3.1 LC Balun Circuit 
The lattice of lumped component LC balun circuit with input port of Pin and output ports 
of Pout1 and Pout2 is shown in Figure 2.2. This balun will divide the input signal Pin equally 
between two output ports, Pout1 and Pout2 (opposite sign magnitude voltages). The balun 
provides 180° phase difference between the signals of Pout1 and Pout2 to convert input signal 
into two balanced signals [50]. The operating frequency of the shown balun circuit (f) is 
specified by (2.1). 
1
2
f
LCπ
=  (2.1) 
          
Figure 2.2: Lumped component LC balun circuit and on-chip implementation 
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(εr = 11.9,  σ = 2 S/m)
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Balun
Metal 2 (3 µm)
Metal Chuck
MTL Ant. 11.4 µm
670 µm @ 77 GHz
450 µm @ 94 GHz
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2.3.2 Distributed Components LC Balun 
The on-chip strip dipole antennas are integrated with the LC balun, as shown in  
Figure 2.2. The balun circuit with distributed inductors is designed in Metal 1 (as the signal 
line) and Metal 2 (RF ground plane) layers to feed signal from unbalanced GSG pads to the 
balanced antenna arms. The circuit is designed on the 11.4 µm thick (including the Metal 1 
and 2) SiO2 layer. The inductors are formed by thin MTLs, while the metal-insulator-metal 
(MIM), available IHP technology, is used to implement the capacitors. The shown parallel 
inductor and capacitor in Figures 2.2 are grounded using the vias between Metal 1 and 2 
layers, as shown in Figure 2.2. 
To realize the balun, the Zc = 50 Ω MTL signal trace width, W, is calculated [52] using 
(2.2) for the SiO2 substrate with ɛr = 4.1 and thickness of h = 8.4 µm between Metal 1 and 2. 
Therefore, the signal line width equal to 15 µm is obtained for on-chip 50 Ω MTL. 
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(2.2) 
Since the balun inductors are implemented using the distributed component, the width of 
the signal line that is used as an inductor is required to be thinner than the one that was 
calculated for 50 Ω transmission line (inductors need to have characteristic impedance higher 
than 50 Ω). Consequently, the minimum practical value (by IHP), 5 µm width MTL, is 
specified as the width of the transmission lines for implementing the distributed inductors.  
5 µm MTL has inductive effect when it is connected to 50-Ω 15 µm MTL. Corresponding 
characteristic impedance and effective dielectric constant for the 5 µm width MTL can be 
obtained as Zc = 79 Ω and ɛre = 2.61, respectively, using (2.3) and (2.4) [53]. 
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(2.4) 
The parallel inductor that is grounded using a via can be realized by a MTL with  
W = 5 µm and length of lt, as shown in Figure 2.3 [54]. lt determines the value of the parallel 
inductor, which is calculated by setting ZL = 0 in (2.5) and replacing Zin (lt) = j2π f Lt in (2.6).  
tan ( )
( )
tan ( )
L c t
in t c
c L t
Z jZ l
Z l Z
Z jZ l
β
β
+
=
+
 (2.5) 
  
( ) tan ( )in t c tZ l jZ lβ=  (2.6) 
β is the propagation constant of transmission line in lossless media and is obtained as  
β = 2π f	. Therefore, the required length for 79 Ω (W = 5 µm) MTL to realize the 
parallel inductor with value of Lt is concluded as  
 
Figure 2.3: Microstrip transmission line model that is shorted at the end. 
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where θ is the electrical length of the MTL. 
Moreover, the series inductor can be obtained by exploiting the transmission line π model, 
as shown in Figure 2.4. In this model, the values of shown Lt and Ct can be calculate using the 
relations in (2.8) [55] 
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(2.8 a) 
 
 
(2.8 b) 
 
relation (2.8 b) presents that the characteristic impedance of MTL, Zc, and capacitor value, Ct, 
are inversely related and by increasing Zc, inductive property of the MTL dominates its 
capacitive property. Therefore, when a high-impedance MTL is connected to low-impedance 
transmission lines, its capacitive effect can be neglected versus the thicker lines; and it operate 
as an inductor with value shown in (2.8 a). Thus, the required 79 Ω-MTL (W = 5 µm) length 
for realizing the series inductor of the balun circuit is deduced from (2.8 a) as 
1 2sin ( )tt
c
fL
l
Z
π
θ β −= =  (2.9) 
 
The relation (2.9) is valid for modeling the inductors with short-length high-impedance MTL. 
As an example, when a high-impedance MTL (Zc) is terminated by an impedance ZL, with real 
value, an inductor Lt can be modeled with that MTL, if ≤ tan	( ⁄ ) (by setting the 
imaginary part derivatives of Zin in (2.5) to zero). Therefore, maximum series inductance that 
can be achieved from the high-impedance MTL is calculated from (2.9), as 2_ =
 ( + )⁄ . Although the length of the high impedance MTL can be extended up to 
calculated Lt_max, however, the parasitic capacitance of high impedance MTL will change the 
real and imaginary part of the impedance seen at the end of high impedance line. 
Relations (2.7) and (2.9) can be employed to find the length of high-impedance MTL for 
implementing the parallel and series inductors of balun circuit, respectively. 
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Figure 2.4: Microstrip transmission line LC model 
2.4 Design Procedure for 77 GHz On-Chip Strip Dipole Antennas 
Three different on-chip straight, L- and T-shaped antennas design for operating at 77 GHz 
is presented. The MTL length and widths for the introduced distributed/lumped component 
LC balun circuit is designed for 77 GHz. Different parameters of antennas integrated with 
balun circuit are swept to show their effect on the antenna performance. The Si substrate 
below the antenna is etched to reduce the Si loss.  
2.4.1 LC Balun Design 
The on-chip balun circuit is required to be operated at 77 GHz. This frequency is specified 
by balun circuit’s L and C components as (2.1). Since the operating frequency is 77 GHz and 
the capacitors are realized by IHP MIM technology, the values of inductors are easily 
calculated. If a practical value of 37 f F ((Cω)-1 = 56 Ω) is determined for capacitors, the 
indictors will achieve 115 pH with respect to (2.1) and f = 77 GHz. 
As discussed in 2.3.3, the signal trace width of 50 Ω MTL is calculated as 15 µm. If the 
high-impedance MTL with characteristic impedance of 79 Ω (trace width of 5 µm) is used for 
implementing the 115 pH inductors, relations (2.7) and (2.9) can be employed to obtain the 
parallel and series inductors values, respectively. Therefore, the calculated high-impedance 
line length will be 235 µm for parallel inductor and 300 µm for series inductor. 
The HFSS model (see Figure 2.2) of the balun circuit is initially started with the calculated 
values for MTL length and width for inductors, 50 Ω MTL width and inserting lumped 37 f F 
capacitors. Since the series inductor is a high-impedance MTL with parasitic capacitors (is not 
ideal inductor), and also electromagnetic (EM) coupling between the lines, discontinuities and 
vias parasitic effect, the lengths of the series and parallel inductors are optimized to operate 
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the balun at 77 GHz. At the end of optimization, the lengths of the parallel and series 
inductors are changed to 255 µm and 220 µm, respectively. 
The balun structure occupies an area of 200 µm × 210 µm. For measurement purposes, an 
additional 500 µm long MTL is connected to decrease the effect of the RF measurement 
probe on the antenna radiation pattern.  
In Figure 2.5, the S11 at the input port Pin and the S12 and S13 between the input and output 
ports are plotted. Return loss is around 31 dB and the insertion loss between the ports Pin-Pout1 
and Pin-Pout2 are around 3.7 dB at 77 GHz. Additional 0.7 dB is the result of conductor loss of 
the MTLs at these frequencies. In Figure 2.6, the phases of the ports are plotted with Pin port 
as the reference. One notes that the phase difference between Pout1 and Pout2 ports are 180°; 
which is required to excite both of the dipole antenna arms symmetrically. 
 
Figure 2.5: Simulated scattering parameters of the balun circuit. 
 
Figure 2.6: Simulated phase difference between different ports. 
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2.4.2 Straight Dipole Antenna 
The on-chip strip dipole antenna fed by the LC balun circuit is shown in Figure 2.7. To 
design this antenna, the balun circuit is integrated to the strip dipole antenna with etched Si 
substrate, firstly. As discussed, the etched Si substrate will cause to decrease the Si loss. To 
increase the stability of the remaining SiO2 layer, two silicon bars are left between the etching 
windows (Figure 2.7). 
Then, the dimensions of the strip type dipole antennas and the parameters of the balun 
circuit are optimized for both the impedance matching in a 50 Ω measurement system and the 
maximum gain of the antennas. 
Thus, HFSS simulations are done in terms of dipole length/width, width of the silicon bars 
(w1), etching window size (∆w) and capacitance of the balun circuit. Finally, the antenna 
optimum performance is obtained by setting the chip parameters with values shown in  
Table 2. 1. To study the effect of each parameter on antenna performance, the dimensions are 
swept around their optimum values with respect to the values in Table I. Moreover, the 
overall size of the chip (the dipole antenna which is surrounded by Si substrate) is  
4 mm × 3 mm over the optimization process and the chip is placed on a ground plane with the 
same size. 
The length of the dipole determines the first resonance frequency (ºλ/2) and variation of 
the antenna length versus antenna reflection coefficient is plotted in Figure 2.8. For a dipole 
length of 1000 µm, the |S11| is obtained as smaller than -20 dB at 75 GHz. There is no silicon 
                 
Figure 2.7: Schematic of the straight dipole antenna 
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Table 2.1: Straight dipole antenna parameters value  
Parameter Value  
Dℓ 1000 µm 
w 100 µm 
S 700 µm 
w1 100 µm 
∆w 400 µm 
feed gap 40 µm 
Bℓ 200 µm 
Bw 210 µm 
Capacitors 37 f F 
Antenna + circuit size 1.8 mm × 1 mm 
Chip size 4 mm × 3 mm 
 
substrate under the antenna in the simulated structure and the antenna is placed on a 11.4 µm 
thick SiO2 layer. For the stability of the SiO2 layer, the maximum etch size that is realized by 
IHP is 700 µm × 700 µm. Therefore, for antennas longer than 700 µm, multiple etch windows 
can be used, as shown in Figure 2.7, and Si bars are left between these etch windows. Since 
the bars and antenna arms are very close in some parts, they will affect the impedance and 
gain of the antenna. The reflection coefficients and gain of the antenna at θ = 0° for different 
thicknesses of Si bars are obtained in Figure 2.9. As expected, with thicker silicon bar walls, 
the effective dielectric constant will increase and resonance frequency, as well as the gain of 
the antenna, will drop. To minimize the substrate loss, the silicon bars are placed to the most 
possible distant points (low current distribution) from the terminal of the antenna (each silicon 
bar is 350 µm away from the dipole terminal point). For this simulation, it is assumed that the 
Si substrate under the antenna is totally etched away except for the two silicon bars. 
While optimizing the impedance of the antenna, one should also look at the antenna gain 
performance. As the wall width changes, both antenna resonance frequency and the loss 
introduced by the Si bars are changed. The combined effect can be seen in Figure 2.9, which 
shows 4 dBi gain for a 100 µm silicon bar width at 77 GHz. 
16 
The next step in the simulations is to obtain the antenna reflection coefficient when the 
size of the etch windows at the right and left sides in Figure 2.7 are changed. The size of 
windows can be controlled by ∆w, which is the distance between any edge of the flat dipole 
antenna and the start of the unetched part of the silicon substrate. In Figure 2.7, if ∆w is set to 
zero, only the Si below the arms end parts (the parts after Si walls) are etched, whereas all the 
around etches are filled by setting ∆w =   ̶ 50 µm. As it is displayed in Figure 2.10, for  
∆w =   ̶50 µm, antenna resonance frequency is at 60 GHz. As the etching window size is made 
larger, the antenna resonance frequency goes up, and after 300 µm, the effect of the etching 
window size on the antenna input impedance becomes smaller and settles at 77 GHz with |S11| 
of smaller than -15 dB.  
 
Figure 2.8: Reflection coefficient of the flat dipole antenna for different Dℓ. 
     
     (a)       (b) 
Figure 2.9: (a) Reflection coefficient and (b) gain of the flat dipole antenna for various w1. 
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     (a)       (b) 
Figure 2.10: (a) Reflection coefficient and (b) antenna gain for different ∆w. 
 
Figure 2.11: Reflection coefficient for various capacitance values in LC balun. 
Another parameter which will affect the antenna gain is the substrate loss which is varied 
by changing the size of the etching window around the antenna. In Figure 2.10, antenna gain 
is also shown for different etch size windows. As the etch size is changed, antenna gain 
increases and after a 300 µm distance between the antenna and the silicon substrate, the 
additional gain of the antenna is incremental. 
The last varied parameter is the capacitance of the LC balun circuit feeding the dipole 
antennas as shown in Figure 2.11. The capacitance is varied between 20 f F and 50 f F to 
obtain the best performance in terms of impedance matching at 77 GHz. |S11| of -23 dB is 
obtained at 77 GHz for a 37 f F capacitance value. Note that if a variable capacitance is used, 
antenna resonance can be easily tuned with a DC bias. 
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The E (zy-plane) and H planes (zx-plane) radiation patterns of the final optimized antenna 
at 77 GHz is shown in Figure 2.12. The maximum gain of around 3 dBi is obtained for dipole 
antenna with small ground plane under the chip. Generally, the half wave dipole antennas 
have maximum gain of 2.15 dBi. It was expected that the ground plane, which is placed at the 
λg/4 ≈ 670 µm distance of the dipole antenna, increases the on-chip dipole antenna gain by 
two (2.15 dB + 3.01 dB = 5.16 dBi). However, the losses that are resulting from the balun 
circuit and Si substrate decrease the simulated gain maximum value to 3 dBi. Since the 
ground plane below the chip is small, thus the antenna is also radiating to the bottom with the 
gain of -1 dBi (see Figure 2.12). 3D plot of the realized antenna gain is with maximum of  
3.2 dBi in presented in Figure 2.13. 
 
Figure 2.12: E- and H-plane radiation pattern of dipole antenna. 
 
Figure 2.13: 3-D radiation pattern of dipole antenna 
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2.4.3 L-Shaped Dipole Antenna 
The second on-chip antenna that is designed here is the L-type dipole antenna as shown in 
Figure 2.14. As a trade-off between antenna gain and the chip size, dipole antenna ends are 
folded. Due to antenna’s small size, the etching window can be made much smaller, and 
hence, the need for the silicon bars is eliminated. This type of dipole design also reduces the 
substrate loss introduced by the Si bars used in straight dipole antenna. This structure is 
optimized using geometrical parameters such as length of the dipole arms, the length of the 
end sections which form then L-structure, the size of the etching window and the distance 
between the antenna and the ground plane of the LC balun circuit. The same balun circuit as 
the straight antenna is used in this antenna; the only difference is the length of the feeding 
MTL, that is smaller in the L-shaped antenna. This type of antenna occupies an area of  
690 µm × 500 µm. The optimized antenna dimensions at 77 GHz are shown on the  
Figure 2.14. The simulated antenna achieves 11 GHz 10-dB bandwidth around 77 GHz band 
as shown in Figure 2.15. The E- and H-planes radiation patterns of the L-type antenna with 
maximum value of 0.66 dBi at 77 GHz are given in Figure 2.16. Since the currents’ 
distribution on parallel arms opposes with each other, the antenna total gain is decreased. 
Therefore, the maximum gain of the L-type antenna is lower compare to the straight antenna. 
 
 
Figure 2.14: Top view for the L-type dipole antenna. 
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Figure 2.15: Reflection coefficient of the L-type antenna. 
 
 
Figure 2.16: E and H-plane radiation pattern of L-type dipole antenna. 
2.4.4 T-Shaped Dipole Antenna 
One can also fold the dipole arms to form T-type dipole antenna (see Figure 2.17) to gain 
from the chip area as well as from the reduced loss of Si substrate. The T-type dipole antenna 
which is optimized with respect to its impedance matching and the gain criteria is shown in 
Figure 2.17. The antenna occupies an area of 690 µm × 650 µm and achieves 12 GHz 10-dB 
bandwidth at 77 GHz band as shown in Figure 2.18. The optimized T-type antenna has gain 
of 1.34 dBi at 77 GHz; radiation patterns in E- and H-planes are given in Figure 2.19. 
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Figure 2.17: Top view for the T-type dipole antenna. 
 
Figure 2.18: Reflection coefficient of the T-type dipole antenna. 
 
Figure 2.19: E and H-plane radiation pattern of T-type dipole antenna. 
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2.4.5 L- and T-Shaped Dipole Antennas Applications in an Array 
To minimize the dipole antenna size with a resonating length of λ/2, the antenna arms 
were bent (L- and T- shaped antennas), which reduces the size of the antenna and accordingly 
the chip size for both single antenna and array applications. By bending each strip’s arms in a 
symmetric shape, the current distributions on the bent sections (shown on each antenna in 
Figure 20.20) will be in opposite directions. The interaction between two parallel lines 
carrying currents in opposite directions is additive between the lines and subtractive outside of 
the lines if the distance between those lines is smaller than λ/2. In addition, simulation results 
of L- and T-shaped dipole antennas alone for co-/cross-polarization radiation patterns (at 77 
GHz) in E-/H-planes, in Figure 20.21, confirms the small value of cross-polarization 
components versus the co-polarized gains. Therefore, the L- and T-shaped antennas behave 
very similar to straight dipole antenna and bending the antenna arms just leads to decrease the 
antenna size. When the antennas are utilized in an antenna array, as it is shown in  
Figure 2.20, the total coupling between adjacent antennas will be small. Furthermore, the 
opposite currents’ flow on each bent section of the T-type antenna can be canceled by that  
 
Figure 2.20: Schematics of the two-element 1×2 array using (a) L-shaped and (b) T-shaped 
on-chip dipole antennas  
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Figure 2.21: Simulated radiation patterns at 77 GHz for (a) L-shaped and (b) T-shaped dipole 
antennas on large ground plane. 
arm alone. However, the effect of bent arms have not to be observed both inside and outside 
of the bent arms. Therefore, the T-type antenna has to have performance very similar to the 
short-length straight dipole antenna; and the smaller mutual coupling between the adjacent T-
type antennas is expected. This can be the advantage of the T-type antenna over the L-type 
dipole in the array application. 
The 2-element antenna array is simulated for each of the L- and T-shaped antenna, as 
shown in Figure 2.20. The reflection coefficients and isolation between the two antennas for 
different spacings are shown in Figures 2.22 and 2.23, for L- and T shaped antennas, 
respectively. Since the elements of each array are same, both S11 and S22 are similar. As it is 
seen in Figures 2.22 (a) and 2.23 (a), the antennas resonance are shifted to around 80 GHz 
(for L antenna) and 85 GHz (for T antenna), while they were designed to be operated at 77 
GHz. This frequency shift is coming from the large ground plane below the antennas and 
inserted GSG pads model in the simulations, which will be discussed in Chapter 3.  
The isolation between the antennas is better than 15 dB for L antenna and 10 dB for T 
antenna which are occurred when the antennas are connected to each other. As it is shown in 
Figure 2.20, the maximum dimension of the chips is 900 µm at the side that the spacing 
between the elements is accounted. This means the chips are connected as the spacing 
approaches to 0.9 mm. 0.9 mm is small value as it is compared with λ/2 @ 77 GHz ≈ 2 mm. 
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     (a)       (b) 
Figure 2.22:  (a) Reflection coefficients and (b) isolation for various spacings between the 
elements of the 1×2 L-shaped dipole array antenna.  
    
     (a)       (b) 
Figure 2.23:  (a) Reflection coefficient and (b) isolation for various spacings between the 
elements of the 1×2 T-shaped dipole array antenna.  
Consequently, the results show that the L- and T-shaped antennas can be employed as the 
elements of an antenna array with small coupling between the adjacent elements. 
2.5 Designed Antennas for 94 GHz application 
The performed designs for the 77 GHz are modified to operate the antennas at 94 GHz. 
The Si substrate thickness that is used for 94 GHz on-chip dipole antennas is 450 µm (it was 
670 µm for antennas designed at 77 GHz). 
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2.5.1 LC Balun Design 
The same procedure that was applied to design of 77 GHz balun circuit is implemented to 
operate the LC balun at 94 GHz frequency. For 94 GHz balun the 20 fF capacitors (has an 
impedance of ((Cω)-1 = 84 Ω) at 94 GHz) is selected and hence, 143 pH inductors value is 
then calculated from (2.1). Therefore, the equivalent 258 µm and 494 µm long high-
impedance MTL are calculated for shunt and series inductors, using (2.7) and (2.9), 
respectively. 
Full-wave HFSS simulation of the 94 GHz balun with 20 fF capacitors, as it is shown in 
Figure 2.24, shows the required lengths of 105 µm and 150 µm high-impedance MTL for 
shunt and series inductors, respectively. As shown in Figure 2.24, the high-impedance lines 
are folded and spacing between the thinner MTL is small. This small distance increases the 
coupling between the lines and proportionally the inductance of the thinner lines. 
Consequently, the required length of high-impedance MTL to model the inductors is 
decreased, significantly. Moreover, the series inductor has two parasitic capacitances (see 
Figure 2.4) that is paralleled with 20 fF balun capacitor. One of these parasitic capacitors is 
added to the 20 fF and increases the balun capacitance value, which results in reducing the 
required balun’s series inductor value (relation (2.1)). Note that, each parasitic capacitance for 
494 µm and 150 µm long high-impedance MTL (5 µm width) are calculated as 21.4 fF and  
5.2 fF, respectively. Therefore, the balun’s shunt capacitance value will be around 25.2 fF  
(20 + 5.2) which will need series inductance of 113 pH (320 µm long high impedance MTL) 
for operating the balun at 94 GHz. However, HFSS simulation shows 150 µm long high 
impedance MTL for series inductor which has calculated inductor of 61.5 pH for straight line. 
Due to coupling between the folded inductance MTL, the calculated lengths of 258 µm for 
 
Figure 2.24: HFSS model of the designed on-chip LC balun circuit for 94 GHz operation. 
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shunt and 320 µm for series inductors are decreased to 105 µm and 150 µm, respectively. 
Furthermore, the 94 GHz balun circuit is designed with ground-signal-ground (GSG) feeding 
pads to include the effect of GSG pads in the design. The GSG pads and its effect will be 
discussed in the next chapter. 
The simulated results for 94 GHz balun are shown in Figures 2.25 and 2.26 for  
S-parameters and phase difference between the output ports, respectively. 3.94 dB insertion 
loss at 94 GHz between input and each of the output ports is obtained in the simulation, which 
shows 1 dB loss between input/output signal. S11 is below -20 dB from 50 GHz to 120 GHz. 
Phase difference between the output ports is 178° at 94 GHz and changes between 157° to 
182° from 50 GHz to 120 GHz. 
 
Figure 2.25: Simulated S-parameters for the designed balun at 94 GHz. 
 
Figure 2.26: Simulated phase at the outputs of the LC balun and their difference. 
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2.5.2 L- and T-Shaped Antennas 
The L- and T-shaped on-chip dipole antennas are designed on 450 µm thick Si substrate 
for operating at 94 GHz. The other differences between the designed 77 GHz antennas (in 
former sections) and 94 GHz L and T antennas (here) are the large ground plane (around  
20 mm × 20 mm) below the Si substrate and including the GSG pads during the design 
process. The GSG pads can effect on antenna reflection coefficient, while the size of ground 
plans cause to changes in radiation pattern of the antennas which are shown in the next 
chapter. 
The designed L and T antennas with the optimum dimensions are shown in  
Figures 2.27 (a) and (b), respectively. The free space wavelength at 94 GHz is λ0 = 3.2 mm. 
However, due to the Si substrate around the antennas, the L antenna is resonating with the 
total antenna length of 1 mm and T antenna with 1.2 mm. Since the antenna dimensions are 
small, only single etch (shown white area beneath the antennas) is employed and optimized 
during the simulation. Thickness of the margin Si walls around the etched areas is 100 µm. 
The simulated reflection coefficients and gains of the antennas in E- and H-planes for 94 GHz 
are shown in Figures 2.28 and 2. 30, respectively. L antenna shows 23 GHz 10-dB bandwidth 
around 94 GHz while it is 28 GHz for T antenna. 
         
       (a)       (b) 
Figure 2.27: Designed (a) L- and (b) T-shaped on-chip antenna for operating at 94 GHz. 
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       (a)       (b) 
Figure 2.28: Simulated 94 GHz antenna reflection coefficients for (a) L- and (b) T-antennas. 
         
(a)      (b) 
Figure 2.29: Simulated gains at 94 GHz and E-/H-planes for (a) L- and (b) T-shaped 
antennas. 
Both of the antennas have gains around 5 dBi at θ = 0° and have very similar shapes and 
values. As it is shown in Figure 2.29 (a) and (b), the gain patterns in E-planes are distorted 
and achieve maximum at θ = ±60° gains. This phenomenon is arisen from thick Si substrate 
that excites surface waves which are reflected/diffracted from the large ground plane below 
the Si substrate. 
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CHAPTER 3 
INFLUENCE OF DIFFERENT PARAMETERS ON PRACTICAL 
PERFORMANCE OF THE ON-CHIP ANTENNAS 
Literatures present various types of automotive radar antennas that are designed and 
characterized at W-band [56-59]. Usually, some frequency shift between the measured and 
simulated data are observed [60-64] which are attributed to different parameters such as 
uncertainty in substrate dielectric constant, measuring probe [65], balun circuit [66] and etc. 
In this chapter the practical aspects of the designed W-band on-chip strip dipole antennas 
are investigated. The dimensions and size of the on-chip antennas can be changed within the 
manufacturing tolerances during the fabrication or dicing the antennas on the wafer. The 
embedded coplanar ground-signal-ground (GSG) pads for probing purpose, calibration kit, 
metal chuck size of the measuring set-up and type of the GSG probe can impose significant 
effect on the measured results of the on-chip antennas at W-band frequency. Therefore, the 
measurement environments are taken into consideration and new simulated results are 
compared with the measured results. These investigations can give very valuable information 
in the designs which can be performed in the future and help to be more familiar with the 
measurement instruments and their effect on the practical data. 
3.1 GSG Pads Effect on Antenna Reflection Coefficient 
Since the antennas are intended to be used in the front end of an on-chip automotive radar 
receiver, they are not designed with GSG pads. They are designed by exciting the MTL with a 
lumped port in HFSS and the effect of GSG pads are not considered in simulations. However, 
to probe the manufactured on-chip antenna and measure its performance, the coplanar GSG 
pads (see Figure 3.1) are essential parts that have to be included in the fabrication of the 
antennas. The dimensions of these pads that are used in the fabricated chips here are shown in 
Figure 3.1. These pads are implemented in Metal 2 layer  
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Figure 3.1: GSG pads dimensions 
 
(a) 
  
(b) 
Figure 3.2: Effect of the GSG pads on the on-chip straight dipole antenna. 
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coplanar waveguide (GBCPW) with different characteristic impedance than 50 Ω. The 
simulation results of the designed 77 GHz straight dipole antenna without and with the GSG 
pads are shown in Figure 3.2 (a), for frequency range of 5 GHz to 120 GHz. The GSG pads 
operate as a short length transmission line for frequencies below 50 GHz and hence its effect 
can be negligible for those frequencies. However, for frequencies higher than 50 GHz it 
imposes an 80 µm long transmission line effect which causes to shift the resonance frequency 
of the straight dipole antenna to higher value, as it is shown in Figure 3.2 (b). For this type of 
antenna, a frequency shift around 2.4 GHz is observed due to the GSG pads. Consequently, 
the GSG pads effect has to be considered in the proceeding simulations to have a reasonable 
comparison between the measurement and simulation results. 
It was mentioned in the Table 2.1 that the designed straight dipole antenna’s chip size is  
4 mm × 3 mm while the antenna and RF circuit occupy only an area of 1.8 mm × 1 mm on the 
center of the chip. The design with massive Si around the antenna was performed to approach 
a close model of straight dipole antenna when it is integrated in radar chip. However, 
increasing the chip area is costly and the on-chip antenna is manufactured with total chip size 
of 2 mm × 1.2 mm (100 µm Si walls are left at the margins of 1.8 mm × 1 mm antenna). 
Therefore, the designed on-chip antenna frequency resonance at 77 GHz is shifted to  
80.8 GHz due to the removed Si around the antenna (reducing the chip size from  
4 mm × 3 mm to 2 mm × 1.2 mm). 
3.2 Ground Plane Size Effect on Antenna Performance 
Although the antennas are designed on the ground planes with the same size of the chip, 
however they are measured on metal chuck of set-up which is large compare to wavelength 
over the W-band frequency. The ground plane was used during the design process to increase 
the antenna directivity. The size of the ground plane causes to minor effect on antenna 
reflection coefficient and major distortion on antenna radiation pattern. 
3.2.1 Effect on Antenna reflection Coefficient 
The ground plane size below the antenna can affect on the antenna reflection coefficient 
by changing the near field around the antenna. Since the antenna near field range is small, 
inserting a small ground plane can help to model the large ground of chuck in the simulation.  
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     (a)       (b) 
Figure 3.3: Effect of ground plane size on antenna reflection coefficient for exciting (a) 
without and (b) with GSG pads model.  
The effect of ground plane below the simulated 2 mm × 1.2 mm straight dipole antenna is 
displayed in the Figure 3.3. The simulations are performed for ground planes as the chip size 
and other square planes with different dimensions with/without the GSG pads. Antenna 
reflection coefficient is changing as the ground plane size is changed from chip size (2 mm × 
1.2 mm) to 5 mm square and remains unchanged for greater ground planes.  
3.2.2 Radiation Pattern distortion  
Although the chuck effect on antenna reflection coefficient can be considered by a small  
5 mm × 5 mm square ground plane in simulation, however, to obtain the far field radiation 
pattern of the antenna, a large enough ground plane with respect to wavelength at the 
operating frequency should be placed. The effect of different ground plane size on the antenna 
E-plane (yz-plane in Figure 2.7) radiation pattern is shown in Figure 3.4. The different ground 
plane sizes are (1.25 λₒ)2, (3.75 λₒ)2,(6.25 λₒ)2 and same as the antenna size (2 mm × 1.2 mm). 
The plane sizes are in term of wavelength at 75 GHz and radiation patterns are shown in the 
form of normalized gain. As shown in Figure 3.4, for a small ground plane, the maximum 
simulated gain is at θ = 0º (-3.14 dBi), and for the (1.25 λₒ)2 ground plane, a maximum gain is 
obtained around θ = ±40º (-1.16 dBi). As the ground plane size is increased, two additional 
lobes with values 0 dBi appear around at θ = ±60º. As the ground plane size is increased two 
side lobes are appeared due to surface waves (TM and TE modes) excited by thick substrate 
(substrate is thick as it is compared with the operating frequency wavelength) [67-70]. 
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Figure 3.4: Effect of ground plane size on the antenna E-plane radiation pattern distortion 
 
Figure 3.5: Grounded dielectric 
Theoretically, TM and TE surface waves [54] can propagate in +x direction if an infinite 
dielectric slab with thickness of d and permittivity of ɛr is grounded, as shown in Figure 3.5. 
The cut-off frequency for TM and TE waves can be calculated using (3.1) and (3.2), 
respectively. TM modes contain electric fields only in x and z directions, while TE modes 
propagate with single electric field in y direction. For propagation of TM and TE modes in x 
direction, TM modes can affect on Gθ, while TE modes change Gφ in xz-plane. This is not 
only valid for propagating TM and TE modes in x direction, but also for any directions 
parallel to the xy-plane; and if TM and TE modes are propagation in u direction ( !" is 
perpendicular to the z axis), they will affect, respectively, on Gθ and Gφ in uz-plane. Although 
the mentioned TM and TE modes are calculated on grounded infinite dielectric sheet, 
however, very similar phenomenon is occurring when a finite size thick substrate is located on 
large ground plane. Thus, the quasi TM and TE surface waves which are excited by the finite 
thick substrate on large ground plane are diffracted/reflected from the large ground plane and 
distort the antenna radiation pattern [54]. 
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     Replacing ɛr = 11.9 and d = 700 µm in (3.1) and (3.2), fc|TM (GHz) = n × 65 and  
fc|TE (GHz) = (2n-1) × 32.5 are obtained. Therefore, for operating frequencies between 65 
GHz to 97.5 GHz, the three modes TM0, TE1 and TM1 can be excited by the 700 µm thick Si 
substrate. If these modes are excited, they can be reflected using the large ground plane and 
cause to antenna radiation pattern distortion. Although the substrate modes can be excited by 
thick Si substrate on small ground plane, however, they are not totally reflected by that small 
ground plane. 
Since for the straight dipole antenna, the co-polarized dominant components in E- and H-
planes are Gθ and Gϕ, respectively, it is expected that TM and TE modes are most 
excited/propagated in antenna E- and H-planes, respectively. Moreover, for an infinite Si 
substrate (ɛr = 11.9) with thickness of 700 µm, propagation constant (β) for TM0, TE1 and 
TM1 at 85 GHz (resonance frequency at large ground plane in Figure 3.3) are calculated as 
βTM0 = 5735.2 rad/m, βTE1 = 5004.9 rad/m and βTM1 = 1905.3 rad/m in the direction of 
propagation. Therefore, the equivalent ɛr for these βs can be obtained as ɛr|TM0 = 10.38,  
ɛr|TE1 = 7.90 and ɛr|TM1 = 1.14 using the relation # = $|& at 85 GHz. 
On the other side, the substrate modes may be excited in two ways; a) the reflected EM 
waves from ground plane below the etched area under the antenna can penetrate to thick Si 
substrate or, b) thin SiO2 film and excite substrate modes, or c) due to the EM field below the 
antenna strip on the Si. If the incident wave angle is θi, the propagation constant of the guided 
wave in directions parallel to ground plane can be # = $ − sin *+  inside the Si and 
# = $sin*+ inside the SiO2, which are concluded by exploiting the Snell’s law in the air-Si 
and air-SiO2 boundaries. Thus, the effective permittivity in the propagation direction can be 
calculated as ɛreff1 = ɛr – sin
2
θi and ɛreff2 = sin
2
θi for propagation inside the Si and SiO2, 
respectively. Therefore 10.9 < ɛreff1 < 11.9 and 0 < ɛreff2 < 1 are obtained as the effective 
permittivity of the penetrated and propagated EM wave in the directions parallel to the ground 
plane. For the third case, the 100 µm width antenna arm on Si is considered as MTL and 
corresponding ɛreff3 = 7.20 is calculated using (2.3).  
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Comparing the calculated ɛreff1, ɛreff2 and ɛreff3 with ɛr|TM0, ɛr|TE1 and ɛr|TM1, shows the high 
probability of all TM0 and TE1 and TM1 modes excitation by the grounded substrate and the  
Table 3.1: Maximum gain coordination and values in θ direction. 
Gθ (θ, φ) Gain (dBi) 
Si and SiO2 are available (±61°,135°) 7 
Si is removed and SiO2 is available (±6°,100°) 6.1 
Si and SiO2 are removed (±13°,94°) 3.2 
 
Table 3.2: Maximum gain coordination and values in φ direction. 
Gφ (θ, φ) Gain (dBi) 
Si and SiO2 are available (±33°,0°) 4.6 
Si is removed and SiO2 is available (±33°,8°) 6.5 
Si and SiO2 are removed (±33°,12°) 2.7 
 
   
     (a)       (b)     
 
(c)           
Figure 3.6: 3D realized gain of the straight dipole antenna on 20 mm × 20 mm ground plane 
for (a) Gtotal (b) Gθ and (c) Gϕ at 86 GHz. 
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structure of straight on-chip dipole antenna. 
3D simulated realized gain of the straight dipole antenna for total and isolated to θ and φ 
directions are shown in Figure 3.6. The half-wavelength dipole antenna gain is around  
2.15 dBi which can be increased (by two times) up to 5.16 dBi as it is exposed in front of a 
ground plane at the distance of quarter wavelength. However, the maximum of the shown 
gains are more than 7 dBi due to the propagated surface waves. In the Figure 3.6 (b), TM 
modes cause to increase gain in θ direction (Gθ) for all planes in 0° <φ< 180°. In plane φ = 0°, 
the co-polarized component of dipole antenna is in φ direction, that excites TE1 mode. 
Therefore, the minimum of the Gθ and Gφ is in φ = 0° and φ = 90°, respectively. The 
maximum and minimum positions and values for different cases are presented in Tables 3.1 
and 3.2. Surface waves which are occurring from TM modes cause the maximum in θ = 61°, 
while the maximum of TE1 mode is in θ = 33°.  
     
     (a)       (b)     
  
(c)           
Figure 3.7: 3D realized gain of the straight dipole antenna with removed Si substrate on  
20 mm × 20 mm ground plane for (a) Gtotal (b) Gθ and (c) Gϕ at 86 GHz. 
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     (a)       (b)     
   
(c)          
Figure 3.8: 3D realized gain of the straight dipole antenna with removed Si and SiO2, on  
20 mm × 20 mm ground plane for (a) Gtotal (b) Gθ and (c) Gϕ at 86 GHz. 
Figure 3.7 shows the simulated gains at 86 GHz for the antenna after removing the Si 
substrate. The 3D gain patterns show that the shape of Gθ is more close to the radiation 
pattern of a dipole antenna; however, the maximum gains are higher and demonstrate the 
surface wave excitation in absence of the thick Si substrate. Moreover, these gains are 
obtained while the antenna resonance frequency has shifted to higher frequency due to the 
removed Si. 
The other important element that can have an effective role in excitation of surface waves 
is SiO2 below the antenna, whereas the thick Si substrate below antenna is removed in 
simulations. Although the SiO2 layer is thin, however, the reflected EM waves from ground 
plane are also reflected from this layer and are propagated between ground plane and SiO2 
layer. As shown in Figure 3.8, the simulated gain at 86 GHz after removing both Si and SiO2 
confirms the destructive effect of them in exciting and propagating the surface waves. The 
gain patterns and value show that the patterns are similar to dipole antenna patterns. Due to 
the suppressed surface waves, the gain of antenna falls down to maximum 3 dBi which is  
2SiO
x
y
Gϕ
Gθ
0ϕ
z
700 µm
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       (a)       (b) 
Figure 3.9: Influence of the Si and SiO2 on (a) E- and (b) H-planes gains of the dipole 
antenna at 86 GHz. 
smaller than 5.16 dBi. Since the antenna is operating at higher frequency than 86 GHz, its 
gain is lower than the expected value 5.16 dBi. 
The 2D Gθ and Gφ gains on the planes that achieve their maximum and for the cases when a) 
Si and SiO2 are below antenna, b) Si is removed and, c) both Si and SiO2 are removed, are 
shown in Figure 3.9 (a) and (b). The maximums locations and values are also shown in Tables 
3.1 and 3.2. It is expected that the Gθ and Gφ gain patterns are affected by substrate TM and 
TE mode on all of the planes in presence of Si and SiO2, respectively. 
The maximum values on Gθ gains are 7 dBi, 6.1 dBi and 3.2 dBi at 61°, 6° and 13° for 
black, blue and red curves, respectively. The maximum values of Gφ gains are 4.57 dBi, 6.48 
dBi and 2.71 dBi at 33° for black, blue and red curves, respectively. Although an ideal dipole 
antenna gain in directions θ (Gθ) and φ (Gφ) approaches its higher value on antenna E-  
(φ = 90°) and H-planes (φ = 0°), respectively, however, the maximum in different cases exist 
in different planes due to surface waves. The radiation patterns and gains demonstrate the 
drastic effect of grounded thick Si substrate and also thin SiO2 layer alone above the ground 
plane that cause to surface wave excitation and distorting antenna radiation pattern and 
performance degradation. 
Furthermore, the antenna was designed to operate at 77 GHz, but the simulations show it 
will resonate around 86 GHz (when Si and SiO2 are below the antenna) due to minimized chip 
area, embedded GSG pads after fabrication and large ground size during measurement. In the 
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design circumstance of straight dipole on chip antenna, the 700 µm thick Si+SiO2 plays the 
role of λ/4 distance between small ground plane and antenna at 77 GHz. Therefore, the 
ground plane has an additive role in the antenna gain at antenna main beam direction. When 
the antenna resonance is changed, the λ/4 distance from ground plane becomes destructive at 
other frequencies than 77 GHz. In addition, removing Si and SiO2 impose another condition 
on antenna performance and shift resonance frequency to higher values; and ground-antenna 
distance value in term of λ is also changed according to that condition. Therefore, the 3D and 
2D gains and radiation patterns can only be used to show the surface wave excitations in 
different cases and do not contain noticeable data for discussing about the antenna patterns 
and gains in different cases. 
3.3 Radiation Influence of the Air Coplanar Probe 
There are different types of GSG probe such as Infinity probe® and Air Coplanar probe 
(ACP) which are used for coplanar pads measurements. Input of both probes is terminated by 
coaxial port while their output (tip) is designed to feed coplanar waveguide (CPW) type TL. 
Thus, the transition from coaxial to CPW is performed near the probe tips. 
In Infinity probes, the transition is performed using a MTL. In this probe, the MTL line 
and ground are connected to inner cylinder and outer body of the coax, respectively. 
Moreover, the ground tips are connected to microstrip ground using vias to have signal and 
ground tips at the same plane. Since the microstrip ground on the device under test (DUT) 
acts as a shielding, hence no EM field is radiated out of the Infinity probe around the 
transition portion and a 50 Ω TL impedance can be guaranteed right to the probe tips (see 
Figure 3.10 (a)). 
In ACP probes, the air coplanar waveguide is connected to the coax to transit the signal to  
 
Figure 3.10: (a) Infinity probe versus (b) ACP probe tip 
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(a)         (b)  
Figure 3.11: (a) Top and (b) bottom micrographic pictures of the ACP110-A-GSG-100 
probe. 
the probe tips. In this probe the EM field can radiate and couple with the devices nearby the 
probe tip (see Figure 3.10 (b)). Top and bottom view of the ACP110-A-GSG-100 probe are 
shown in Figure 3.11. The radiated EM field can also be reflected back to the probe from the 
materials and especially metals below the probe tip. Therefore, the EM field distribution 
inside the ACP probe can be affected (the unwanted transmission modes are excited) not only 
by terminating the probe tip with an impedance, but also the reflected EM waves from the 
probe surrounding. Moreover, the material (and different surrounding) around the GSG pads, 
that the ACP probe lands on, (especially bellow the probe tip) can differ in each DUT, and 
hence no unique calibration can be meaningful for all measurements. The effect of ACP probe 
radiation on scattering parameters measurement can be alleviated if same measurement and 
calibration conditions are created below the probe tip. These conditions, which can reduce the 
effect of reflected EM waves, can include the use of same board for both measurement and 
calibration, removing extra metals below the probe tip, increasing the spacing between two 
DUT on the same board or dicing. In addition, exploiting the ACP probes for no ground plane 
measurements can increasingly improve scattering parameters measurement. 
As mentioned, manufacturing the calibration kit on the material/board that is used for 
DUT can be considered as a remedy to increase the accuracy of the measured S-parameters 
that are performed by ACP probes. However, it can be hard or impossible for some cases such 
as on-chip design. Implementing the 50-ohm load and short on the chip with precise 
tolerances can be difficult and causes parasitic inductance. In addition, most of the chips are 
diced near the GSG pads and thus no parts of the chip is left below the probe; consequently, 
this condition is required to be considered in all standards of calibration on the kit. All the 
aforementioned problems can cause to exploit impedance standard substrate (ISS) calibration 
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kit for chip measurement. Consequently, the discrepancy between simulation and 
measurement can arise in the case of employing the ACP probe in measurement of S-
parameters. The effect of ACP probe tip in measurement of antenna reflection coefficient is 
described here in detail. 
Another important part of all types of probes that can have significant effect on the 
radiation pattern of antennas is the head of probes. Usually, the antenna radiation pattern can 
be seriously affected on the plane which is perpendicular to the measuring surface and parallel 
to the probe needle. Moreover, the radiation pattern distortion can increase when the angle of 
view is increased with respect to the antenna top, as the angle reference. Influence of the 
probe head on radiation pattern distortion is investigated in [71]. 
3.3.1 ACP 110-A-GSG-100 Probe Model 
A physical examination of the ACP probe shows that the fringing field can couple with the 
surrounding structures and causes to uncertainty in measurements. To demonstrate the 
discrepancies between the measurement (performed by ACP probe) and simulation result and 
show the significant effect of the ACP probe, the coax to air coplanar waveguide transition 
part (shown part in Figure 3.11) of the ACP110-A-GSG-100 probe is analyzed using the 
HFSS. All mechanical dimensions of the probe, such as the coax diameter, air coplanar 
waveguide TL length, and widths and gap spacings at different points of coplanar waveguide, 
are approximated with good precision using an electron microscope. The 3D schematic of the 
ACP probe as it feeds the straight dipole antenna and the dimensions of the probe used in 
simulation to model the ACP probe, are shown in Figure 3.12. Inner and outer diameters of 
the probe are approximated as 100 µm and 610 µm, respectively. Permittivity of the material 
that fills the coax can be calculated as [54] 
2
60
ln( )outr
o in
d
Z d
ε
 
=  
 
 (3.3) 
 
where Zo is the characteristic impedance of the transmission line and dout and din are the 
diameters of the outer and inner conductors, respectively. For the approximated diameters and 
50 Ω TL, εr = 4.71 is obtained. 
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Figure 3.12: the probe-fed model of dipole antenna and its open part geometry with measured 
dimensions. 
The return loss of the ACP probe model is calculated by exciting the probe from the 
coaxial side in HFSS and terminating its tips with three different loads: 50 Ω load (two 100 Ω 
loads between S (signal) and G (ground) tips on calibration kit model), short circuit (probe 
tips are connected with a metal line on calibration kit model) and open circuit (tips of the 
probe are standing in the air). The calibration kit material is Alumina substrate with a 
thickness of 254 µm and a dielectric constant of 9.9. Probe insertion loss is calculated 
between two ports: one port from the coax side, and the other port on the calibration kit. 
Resulting S parameters from the simulations for different loads at W band frequency are 
displayed in Figure 3.13. Return loss for 50 Ω termination varies between 6.5 and 8.3 dB 
from 75 to 110 GHz frequencies, which shows poor matching for the approximated probe 
model. The simulated realized gain of the ACP probe as it is terminated by 50 Ω at its tip on  
 
Figure 3.13: S-parameters at the coax side of the modeled ACP probe terminated by open, 
short and 50 Ω load at its tip. 
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Figure 3.14: 3D realized gain for the modeled probe terminated by 50 Ω load. 
the calibration kit is shown in Figure 3.14. The gain pattern in Figure 3.14 shows the 
reflected power from the ground plane with a minimum power loss of 2.73 dB when the probe 
is matched at its tips (the probe has 2 dB insertion loss as seen from S21 in Figure 3.13). These 
results hint that the leaked wave from the ACP probe can couple with the devices nearby the 
probe tip and excite it without any contact, and/or reflect back from ground plane. 
3.3.2 ACP Probe De-embedding 
The radiation of ACP probe tip and reflections from its surroundings varies in different 
DUTs and measurement, and hence this effect cannot be de-embedded from measurements to 
specify the real performance of DUT. Accordingly, we propose to model the ACP probe tip as 
it feeds the DUT (as shown in Figure 3.12) and insert the coupling effect of the ACP probe tip 
in the simulation by putting an excitation port at coax side of the probe model. Then, de-
embed the ACP probe circuit with respect to SOL (short, open and load) calibration standard 
to obtain the antenna reflection coefficient which is equivalent with the measurement result. 
This method is similar to what is performed in vector network analyzer (VNA) to measure S11 
after its single port calibration. 
Therefore, the ABCD matrix of the ACP probe circuit is calculated by putting a port at 
coax side of probe model (to gain ZR) and replacing the resistance R, shown in Figure 3.15 
(a), by short, open and 50 Ω load. Then, this ABCD matrix is used in Figure 3.15 (b) to  
de-embed the probe circuit from Zin (seen impedance in probe-fed simulation) to obtain the 
input impedance of the antenna. Figure 3.15 shows the circuit model of the ACP probe 
excited from coax side and (a) terminated with a load, R, on calibration kit and (b) feeding the 
antenna for full wave simulations. The ABCD matrix for ACP probe in Figure 3.15 is defined  
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(a) 
 
(b) 
Figure 3.15: Network model of the ACP probe as it is terminated by (a) a load R and (b) 
feeds an antenna. 
as, 
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Here, three equations that are obtained by replacing R, in Figure 3.15 (a), with zero (short), 
infinity (open) and 50 Ω (load), are utilized to reduce the four unknowns of the ABCD matrix 
to one, and use it to calculate antenna impedance in Figure 3.15 (b). 
As shown in Figure 3.15 (a), the input impedance ZR, is derived by dividing input voltage 
V1 by its current I1 for a specified load R at the output. 
For short circuit (V2 = 0), open circuit (I2 = 0) and 50-ohm load (V2/I2=50 Ω) at output in 
Figure 3.15 (a), the input impedances are calculated in (3.5), (3.6) and (3.7), respectively. 
short
B
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=
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Z
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C D
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+
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Using (3.5) and (3.6) in (3.7) to cancel out A and B parameters, (3.7) is modified to (3.8) and 
subsequently to (3.9) as 
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The goal of these calculations is to de-embed the probe and find the input impedance of the 
antenna (Zant) in Figure 3.15 (b). Modifying (3.4) by replacing Zin=V1/I1 and Zant=V2/I2 in the 
circuit of Figure 3.15 (b) 
ant
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Z
CZ D
+
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+
 (3.10) 
 
Inserting A and B from (3.5) and (3.6), we conclude Zant depends on D/C in (3.11). 
Note that the A, B, C and D parameters are the same as in the probe network for both 
circuits in Figure 3.15. 
in short
ant
in open
Z ZD
Z
C Z Z
−
= −
−
 (3.11) 
 
D/C ratio in (3.11) is replaced by (3.9) and input impedance of the antenna Zant, which is 
independent of probe network parameters, is calculated in probe de-embedding relation, 
(3.12). Zant in (3.12) is in terms of Zin (simulated input impedance from coax edge of ACP 
probe feeding the antenna) along with Zshort , Zopen and Zload (simulated input impedance at 
coax edge of the ACP probe as it is calibrated on kit model for SOL standard). 
50 load open in shortant
load short in open
Z Z Z Z
Z
Z Z Z Z
− −
=
− −
 (3.12) 
 
To compare the simulated results with the measured data, antenna reflection coefficient is 
derived using the following relation. 
11
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(dB) 20 log
50
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Z
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+
 (3.13) 
 
In this technique, the effect of ACP probe is inserted in simulation and its circuit is de-
embedded with respect to performed calibration. Note that, we follow the same operation that 
is performed practically. If the probe circuit is the same at the time of calibration and at the 
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time of measurement, the de-embedding relation will not be necessary. Furthermore, the 
reason of discrepancies between the probe-fed and non-probe simulations is the change of 
ACP probe circuit in different situations which comes from the ACP probe coupling with its 
surrounding. 
3.4 Set-up for On-Chip Measurements 
The schematic of W band antenna measurement setup is shown in Figure 3.16. A 25 dBi 
horn antenna is used as the probe antenna and can rotate between ±60° in yz-plane. The horn 
antenna has a narrow beam width to confine most of the radiated power to the chip structure. 
As shown in Figure 3.16, the GSG probe is manually rotated by 90° to measure the antenna 
radiation pattern in E- and H-planes. Frequency of the VNA (working up to 50 GHz) is 
increased to W band using VDI Harmonic WR10 extenders. As shown in Figure 3.17, the 
manual (using handle) turning table is used to change the incidence angle of the horn antenna. 
3.5 Measurements and Post Measurement Simulations Results for 77 GHz Antennas 
The manufactured antennas are measured for reflection coefficient, radiation pattern and 
gain at W band using the shown measurement setup in Figures 3.16 and 3.17. The antennas 
are modeled and simulated very similar to the measurement circumstance (GSG pads and 
large ground plane) and with the manufactured dimensions. The ACP probe effect is inserted  
       
 (a)      (b)    
Figure 3.16: Schematic of the antenna radiation pattern measurement in (a) E-plane and (b) 
H-plane. 
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Figure 3.17: Set-up for W band on-chip measurement. 
to simulation and its circuit is de-embedding using the obtained de-embedding relation. The 
measurement and post measurement simulations with and without ACP probe model are 
compared for fabricated on-chip straight, L-shaped and T-shaped dipole antennas. 
3.5.1 Straight Dipole Antenna 
The manufactured on-chip microstrip dipole antenna with dimensions 2.2 mm × 1.3 mm is 
shown in Figure 18. The antenna is manufactured on thick (670 µm) Si substrate and thin 
(11.4 µm) film of SiO2. The three etched areas in Si substrate are shown in the chip 
microphotograph. As shown in Figure 3.18, two walls of Si are left beneath the antenna to 
prevent the SiO2 from breakage. The manufactured antenna length is 1040 µm. And the LC 
balun dimensions are measured as 210 µm × 200 µm. 
 
Figure 3.18: Micrographic picture of the manufactured on-chip straight dipole antenna. 
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3.5.1.1   Straight Dipole Antenna Reflection Coefficient 
To show the effect of Infinity and ACP probes on the antenna reflection coefficient and 
compare with the simulated results, corresponding curves are displayed in Figure 3.19. As 
shown in Figure 3.19, the antenna was measured for S11 when it was on wafer and after dicing 
by using the Infinity probes®. When these curves with colors blue and brown are compared 
with the simulated antenna S11 (the dashed black curve without probe model), show the 
antenna resonance at frequencies which are very close in those curves (around 84 GHz). Also, 
these curves are in good agreement for frequencies below 100 GHz. On-wafer measurement 
has acceptable performance since it has been done with Infinity probe. However, it is 
expected that during on-wafer measurement, there are other devices around the measured 
antenna, and these devices interfere in antenna’s near field, and consequently change the 
measured S11. 
The third measurement is performed using ACP probe, shown with green curve, which is 
different than previous measurements and antenna simulation (dashed black curve). Although 
the measurement is realized on single antenna (after dicing from wafer), however, the 
radiation of ACP probe and its coupling with its surround cause to uncertainty on the 
measured S11. To show the ACP probe effect, its model is used in the simulation, as it was 
displayed in Figure 3.12, and obtained Zin is inserted into probe de-embedding relation, (3.12), 
to de-embed the probe circuit and calculate the input impedance of the antenna as, Zant. The 
calculated S11 magnitude using (3.13), is shown with purple curve in Figure 3.19. This curve 
and the ACP measured one present very similar performance, and demonstrate the ACP probe 
effect. 
 
Figure 3.19: Antenna reflection coefficient for different on-wafer and single measurements 
using Infinity and ACP probes and simulations without probe and with ACP 
probe effect. 
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Figure 3.20: Antenna reflection coefficient results for probe-fed simulation (before and after 
ACP probe circuit de-embedding). 
The reflection coefficient of the probe-fed model simulation before (can be calculated by 
replacing Zin by Zant in (2)) and after probe circuit de-embedding are shown in Figure 3.20. 
This figure shows that de-embedding can completely change the shape of the simulated S11 
which is seen from the coax edge. 
Although the antenna was designed to be operated at 77 GHz, the simulations and 
measurements show resonances around 84 GHz. This frequency shift is attributed to the 
removed Si around the antenna in fabrication (4 mm × 3 mm designed dimensions are 
reduced to 2 mm × 1mm) and the GSG pads. Since the antenna will be used at the front end of 
automotive radar and is connected directly to other components, the GSG pads model was not 
considered in the design process. However, the pads are inserted to feed and measure the 
antenna. 
3.5.1.2   Straight Dipole Antenna Radiation Pattern and Gain 
In Figure 3.21, measured and simulated E- and H-plane (xz-plane in Figure 2.7) radiation 
patterns which are normalized to their maximum values are shown for 85 GHz. The antenna is 
fed using Infinity probe. E-plane radiation patterns (red and black curves) are wider than the 
H-plane radiation patterns (green and blue curves). For the E-plane, there are two side lobes 
due to the effect of the surface wave at 60°. Gain at these side lobes is 3 dB larger than the 
gain at θ = 0º. The H-plane radiation pattern is more directive than the E-plane pattern. For 
wide angle range around 0º, the measured E-plane radiation pattern is well matched with the 
simulated result. Measured and simulated gain at θ = 0º versus frequency is depicted for the  
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Figure 3.21: Simulated and measured radiation pattern for E and H-plane at 77 GHz. 
 
Figure 3.22: Measured and simulated antenna maximum gain in E-plane. 
W band in Figure 3.22. Around the operation frequency, the measured and simulated results 
are in good agreement. Since the antenna is matched better in the band 85 GHz to 90 GHz 
higher gain is obtained at θ = 0º in this band (85-90 GHz). Maximum gain of 4.1 dBi at 
frequencies 84.8 GHz and 88 GHz is achieved. Measured antenna maximum gain (around  
θ = 57º) for 77 GHz and 85 GHz are -1.9 dBi and 4 dBi, respectively. Note that a free space 
dipole has 2.15 dBi gain, which can increase to 5.16 dBi as it is placed above a ground plane. 
3.5.2 L- and T-Shaped Dipole Antennas 
Although the L and T antennas are designed separately, however, they are located next to 
each other in a single chip in the manufactured versions (see Figure 3.23). As shown in Figure 
3.23, some parameters such as the width of the chip and cavity size and shape (super ellipses 
instead of rectangles) are changed during the fabrication process. Micrographic length  
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Figure 3.23: Micrographic picture of the manufactured L and T antennas inside a chip 
monolithically with magnified small metal cells at chip margins. 
measurement of the manufactured chip demonstrates the chip width increases to 1.11 mm 
(was 900 µm) and center-to-center cavity size of the L and T antennas are changed to 650 µm 
× 820 µm (designed 470 µm × 700 µm) and 630 µm × 820 µm (designed 600 µm × 700 µm), 
respectively, after fabrication. However, other dimensions have very small tolerance of about 
2-3 µm. Another interesting aspect of the fabricated chip is the metal particles surrounding the 
antennas, which are used for increasing the mechanical strength and the metal density of the 
BEOL (Back end of line) process. Magnified micrographic picture of these metal particles 
around the antenna as clear small rectangular pieces is displayed in Figure 3.23. These small 
metal cells around the antennas in are separated by 4 µm thick slits. 
3.5.2.1   L- and T-Shaped Antennas Reflection Coefficients 
As shown in Figure 3.24, when the L antenna next to the T antenna is fed by ACP probe, 
the EM field leakages from the bottom part of the ACP probe excite the T antenna and are 
also reflected back from the conductor platform and metal cells around the probe. This 
coupling cause to modify the EM fields inside the probe. Thus, the measured S11 in VNA, for 
L antenna, will be the received power resulting from both L and T antennas plus metallic 
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reflections. Moreover, the distance between the probe radiating part and the T antenna is 
smaller than 400 µm (< λ/10 @ 75 GHz). 
Depending on probe position, the chip shape or location of the GSG pads on the chip, the 
probe can cause errors in the calibration of VNA because of the mentioned reflections and 
changing field distribution on the ACP probe. 
Figure 3.25 shows reflection coefficients of L and T antennas for measured (black graph), 
simulated with lumped port (red graphs), and ACP probe model with (solid blue graph) and 
without (dashed blue graph) de-embedding. The simulation results with ACP probe (after de-
embedding) are very interesting and reasonably close to the measured results, which clear the 
drastic effect of the ACP probe in the simulations data. The small metal pieces around 
antennas (Figure 3.23) are modeled as single metal in simulations whereas they are not 
physically connected in manufactured antennas. Other conditions, such as the exact 
permittivity of silicon substrate, capacitors’ value after fabrication and approximate ACP 
probe geometry model can make some difference between simulation and measurement. 
 
Figure 3.24: 3D schematic of the probe-fed L antenna next to the T antenna. 
      
  (a)            (b)   
Figure 3.25: Reflection coefficient for (a) L and (b) T antennas before dicing. 
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  (a)            (b)   
Figure 3.26: Reflection coefficient for (a) L and (b) T antennas after dicing. 
The L antenna result with label After De-embedding in Figure 3.25 is complicated and has 
many nulls, while T antenna is much simpler since there is no additional antenna below the 
probe. Differences between measurements and simulations confirm the effect of probe on 
antenna performance when there is different substrate/environment under the probe. 
Measurements and simulations for isolated L and T antennas (after dicing) are displayed in 
Figure 3.26 (a) and (b), respectively. The implemented antennas are simulated with the real 
dimensions of the structures, which are measured after the dicing of the chip. The measured 
performance of the antennas is very close to the simulations when the ACP probe model is 
taken into account and de-embedded in simulations (blue solid curves). These results for 
diced chip show that the ACP probe shifts the resonance frequency around 5 GHz to higher 
frequencies (in comparison with lumped port excitation). Since probe-fed measurement and 
simulation data (After De-embedding labels in Figure 3.26) present similar performances, it 
can be deduced that this is the effect of the probe and the manufactured antennas will show 
their real performance similar to lumped port (red) plots if the probe were to be ideal or 
shielded up to its tips. In fact, with no obstacle around the antennas, the L and T antennas will 
operate at 80 GHz and 77 GHz, respectively, as they are fed right from the edge of the GSG 
pads. However, the L antenna resonance shifts by 3 GHz because of the increased length of 
the etched area in fabrication (650 µm instead of 470 µm). 
The measurement and the calibration will be more consistent when the height and 
properties of the calibration kit and chip are the same. Also, avoiding conductor platforms can 
improve the measurement results.  
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The L antenna measurement next to T antenna presents three nulls at 78, 83 and 95 GHz 
frequencies (Figure 3.25 (a)) that are disappeared after dicing. These results reveal the role of 
the ACP probe as it is utilized in complicated environment. 
3.5.2.2   L- and T-Shaped Antennas Radiation Patterns and Gains 
The radiation patterns for isolated L and T antennas are measured on E-plane (yz-plane in 
Figure 3.23) and H-plane (xz-plane in Figure 3.23) for co- (y direction) and cross- (x 
direction) polarization at 77 GHz frequency as shown in Figures 3.27 and 3.28, respectively. 
Measured and simulated radiation patterns are compared with and without the ACP probe in 
simulations and it is seen that probe-fed measurements and simulations for radiation patterns 
are very similar. Furthermore, the effect of the ACP probe in distorting the radiation patterns 
is illustrated in simulation. The nulls around θ = 0° in co-polarization pattern of L antenna, in 
Figure 3.27, are the result of ACP probe and margin metal cells in front of the L antenna. 
When the chip in Figure 3.23 is diced into L and T antennas, the margin metal cells in front of 
L antenna are left, which are not there in front of the isolated T antenna. These small metal 
cells are modeled as connected metal bars (colorful green metals in Figure 3.24) around the 
antenna in simulations. This metal bar in front of the L antenna is parallel to co-polarized E-
field and causes a null around θ = 0° in presence of the ACP probe (co-polarized E-field can 
be reflected from probe), which is not seen in Figure 3.28 for T antenna. 
 
Figure 3.27: Co- and cross-pol. radiation patterns for L antenna on E/H-plane at 77 GHz. 
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Figure 3.28: Co- and cross-pol. radiation patterns for T antenna on E/H-plane at 77 GHz. 
 
Figure 3.29: Measured and simulated co-pol. gains on E-plane at θ = 60o. 
The simulations show that antenna (with chip dimensions 1 × 1.1 mm2 and 1.1 × 1.1 mm2 for 
L and T antennas, respectively) and radiated field from the bottom of the probe excite the 
surface waves in thick substrate (700 µm) and cause the side lobes level to increase around  
θ = ±30° and 60° on E- and H-planes. All the simulations are performed in a confined  
16 mm × 16 mm (> 4 λ × 4 λ @ 75-110 GHz) PEC plane to model a large ground plane. 
Regarding our design (Figure 2.21), simulations and logic about two parallel and opposite 
directed current distributions would lead us to expect higher gain in co-polarization on E- and 
H-planes for both the L and T antennas, but this is not evident in Figures 3.27 and 3.28. The 
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antenna radiated power is totally distorted by varying the ground plane size, 
dimension/location of the etched area, margin metal cells around the diced chip and ACP 
probe leakage and its metal body.  
The co-polarized gains of the antennas are measured at θ = 60o (maximum gain on E-
plane) versus frequency as shown in Figure 3.29. The gains are calculated using gain 
comparison technique with respect to a 10 dBi standard gain horn antenna. Maximum values 
of the measured and simulated gains on E-plane are below 2 dBi and agree well for the probe-
fed case. However, simulated realized gain and efficiency at 77 GHz for probe-fed, without 
probe, without probe and margin metal bars are given in Tables I and II for L and T antennas, 
respectively. 
The effect of the probe on the gain and efficiency of the L antenna is more significant due to 
presence of metal bar in front of the antenna. Radiation efficiency can be calculated using 
average gain method for measurements that are performed for limited number of angles on E- 
and H-planes; these calculations will result in lower/inaccurate values, because of lower gain 
at the measured planes. 
3.6 Measurements and Post Measurement Simulations Results for 94 GHz Antennas 
The L and T antennas for 94 GHz are measured and simulated as they are next to each 
other. The influence of the ACP probe is considered and de-embedded in these antennas, too.  
Table 3.3: Simulated Realized Gain and Efficiency for L Antenna 
Simulations Peak Realized Gain (θ, φ) Peak Realized Gain (dBi) Eff. % 
Probe-fed, Margin Metals (±55o, 130o) 4.60   59 
No Probe, Margin Metals (±45o, 110o) 2.44   31 
No Probe, No Margin Metals (±45o, 90o) 5.33   73 
Table 3.4: Simulated Realized Gain and Efficiency for T Antenna 
Simulations Peak Realized Gain (θ, φ) Peak Realized Gain (dBi) Eff. % 
Probe-fed, Margin Metals (±45o, 60o) 3.70   53 
No Probe, Margin Metals (±45o, 40o) 3.99   49 
No Probe, No Margin Metals (±50o, 90o) 5.21   72 
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3.6.1 Manufactured L- and T-Shaped Antennas 
The fabricated L and T antennas for 94 GHz are located next to each other, as shown in 
Figure 3.30. The chip dimensions are 1.9 mm × 780 µm. These antennas are located back to 
back, unlike the L and T chip for 77 GHz. Back to back position of the antenna can have an 
advantage in measurements performed using ACP probe. When one of the antennas is probed, 
the other one is far from the ACP open part that causes to alleviate the effect of ACP probe. 
The other important part is the unavailability of small metal particle around the antennas. 
Therefore, it is expected to have better reflection coefficient measurement by ACP probe in 
this chip versus the fabricated L and T chip for 77 GHz.  
3.6.1.1   L- and T-Shaped Antennas Reflection Coefficients 
The antennas are simulated and measured for reflection coefficient as they are located next to 
each other (Figure 3.30). The reflection coefficients for antennas are shown in Figure 3.31. 
The results of probe de-embedding are closer to the measurements results. The nulls at 80 
GHz for the simulated results with ACP model are arising from the complicated surrounding 
around the probe and modeling only its tip which cause to poor performance. Since the back 
to back antennas position and no extra metal particles around the antennas in the probe-fed 
simulation for 94 GHz, they are better than the obtained results for 77 GHz antennas. 
 
 
Figure 3.30: Fabricated 94 GHz on-chip L and T antennas. 
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  (a)            (b)   
Figure 3.31: Reflection coefficient for 94 GHz (a) L and (b) T antennas before dicing. 
3.6.1.2   L- and T-Shaped Antennas Radiation Patterns 
The L and T antenna radiation patterns are shown in Figures 3.32 and 3.33. The antennas 
radiation patterns are simulated with and without ACP probe model as they are next to each 
other similar to measurements. There are nulls at θ = 0° in cross-polarization of H-plane 
patterns. These nulls can be the effect of probe which causes to decrease in cross-polarization 
components and increase in co-polarization components at θ = 0° in H-planes. Although the 
ACP probe model is used during the simulation, however, its head and reflected EM waves  
 
Figure 3.32: Co- and cross-pol. radiation patterns for L antenna on E/H-plane at 94 GHz. 
75 80 85 90 95 100 105 110
-30
-25
-20
-15
-10
-5
0
Frequency (GHz)
S
1
1
 (
d
B
)
94 GHz L-Shaped Dipole Antenna
 
 
Measurement
No Probe
After De-embedding
Before de-embedding
75 80 85 90 95 100 105 110
-30
-25
-20
-15
-10
-5
0
Frequency (GHz)
S
1
1
 (
d
B
)
94 GHz T-Shaped Dipole Antenna
 
 
Measurement
No Probe
After De-embedding
Before de-embedding
90
o
60
o
30
o
0
o
-30
o
-60
o
-90
o
-40 -30 -20 -10 0
Co-pol.
 
 
90
o
60
o
30
o
0
o
-30
o
-60
o
-90
o
-40 -30 -20 -10 0
Cross-pol.
E-plane
90
o
60
o
30
o
0
o
-30
o
-60
o
-90
o
-40 -30 -20 -10 0 90
o
60
o
30
o
0o
-30
o
-60
o
-90
o
-40 -30 -20 -10 0
H-plane
Measurements
Simulations with ACP
Simulations without ACP
59 
 
Figure 3.33: Co- and cross-pol. radiation patterns for T antenna on E/H-plane at 94 GHz. 
from the measurement setup environment can cause the differences between the simulated 
and measured radiation patterns at 94 GHz. 
3.7 Dielectric Constant Measurement of Si Slab 
Variation in Si dielectric constant, as the substrate below the antenna, can cause shift in 
antenna resonance frequency. A phase based experiment [72-74] is performed to specify the 
Si dielectric constant range which is placed by 11.9 in the simulations. In this experiment a 
slab of silicon wafer with dielectric constant of ε1 is placed in the far fields of the two horn 
antennas as shown in Figure 3.34. Thickness of the DUT is supposed to be d1, while d0+d1 is 
the total distance between the two antennas. Impedance variation in the direction of wave 
propagation will cause multi-reflections inside the silicon sheet and infinite series of rays with 
different phase difference will be picked up by the receiver antenna (RX in Figure 3.34).  
S21 between two antennas can be calculated for the configuration of the Figure 3.34 which 
is confined to the air (εo) at both sides of the DUT. Analytical relation for S21 is obtained as 
follow, 
0 0 0 01 1 1 1
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Figure 3.34: Schematic of the measurement setup. 
where T21 and T12 are transmission coefficients from air to dielectric and vice versa, 
respectively. Г12 is reflection coefficient from dielectric to air and is defined as: 
12
1
1
r
r
ε
ε
−
Γ = Γ =
+
 (3.15) 
and 
0 , 0,1i ik iω µ ε= =  (3.16) 
 
which is wave-number in each of the media. 
Accurate measured phase between transceiver antennas will be 
21
1 2
0 0 1 1 1 1 1 1( ) tan (sin(2 ) ( cos(2 )))S k d k d k d k dϕ
− −= − + − Γ −  (3.17) 
 
which is deduced from relation (3.14). We can use phase of the measured S21 and (3.17) with 
determined d0+d1 and d1 to calculate the permittivity of silicon at the measured frequency. In 
this case, accurate values of measured phase, transceiver antennas spacing and dielectric 
thickness is needed to achieve accuracy in the calculated εr. 
Two increase the accuracy of measurement, phase of S21 is measured in two cases; 1) 
Silicon sheet is placed between the antennas. 2) Silicon is absent between the antennas. 
Phase difference between two cases can be calculated by subtracting two transmitting 
phase in (3.17), when the silicon is between the antennas and silicon is replaced by air (by 
setting εr = 1 or Г = 0 in (3.17)). 
21 21
1 2
1 0 1 1 1 1 1.
( ) tan (sin(2 ) ( cos(2 )))S S
air sub
k k d k d k dϕ ϕ ϕ − −∆ = − = − + Γ −  (3.18) 
TX RX 
ɛr 
d1 
d0+d1 
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The calibrated formula is independent of the spacing between the antennas. If multiple 
reflections are neglected, one can obtain a closed form expression for the solution which is 
given by 
1 0 1 1( ) 2 ( 1)rk k d fd cϕ π ε∆ = − = −  (3.19) 
 
by replacing Г = 0 in (3.18). Although evaluated εr in (3.19) cannot achieve a good 
approximation due to neglected multiple reflections, however, relation (3.19) can easily be 
solved for relative dielectric constant as given in (3.20). 
2
1(1 (2 ))r c fdε ϕ π= + ∆  (3.20) 
 
The setup for transmitting power phase measurement is shown in Figure 3.35. Two 25 dBi 
and 15 dBi horn antennas are used as the transmitting and receiving antennas. Around the 
antennas and ground plane are covered by absorbers, due to the destructive effect of 
reflections on measured phase. To investigate the effect of polarization in measurements, the 
vertical and horizontal polarizations are examined by rotating the antennas by 90°. The 
measurements are done at W band frequency. Simulated phase difference for various 
dielectric constants in Figure 3.36 (a) and measured phase difference ∆φ for 500 µm thick 
silicon wafer in Figure 3.36 (b) are shown. Figure 3.36 (b) demonstrates that the dielectric 
constant of measured 500 µm thick silicon wafer varies between 10.5 to 12.5 in W band 
frequency. ɛr for the measured ∆φ with accurate relation (3.18) and closed form formula (3.19) 
 
Figure 3.35: Measurement setup to specify Si sheet dielectric constant. 
V-pol. 
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  (a)            (b)   
Figure 3.36: (a) Simulated phase differences for various dielectric constants and (b) H-pol. 
measured ∆Φ with simulated values for 500 µm thick Si sheet. 
     
  (a)            (b)   
Figure 3.37: (a) H-pol. measured ∆Φ and (b) calculated ɛr with accurate (red) and closed 
form relations (black) for 500 µm thick Si sheet. 
and (3.20) are calculated in Figure 3.37. Because of the fluctuation in the curves, ∆Φ is also 
fitted with a line for minimum error and then ɛr is calculated and shown in Figure 3.37 with 
green and blue colors. The fluctuations in the measured ∆Φ are coming from multiple 
reflections of the surrounding environment and cause to instability in the calculated dielectric 
constant accordingly. Calculated accurate ɛr curve is descending versus frequency, while 
ascending for when the reflection is neglected in (3.19). 
The measured ∆Φ for Si sheets with various thicknesses and calculated corresponding ɛr 
are shown in Figures 3.38 and 3.39 with horizontal and vertical polarized (Figure 3.35) horn 
antennas, respectively. The fluctuations for vertical polarization are more than the  
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  (a)            (b)   
Figure 3.38: (a) H-pol. measured ∆Φ and (b) calculated ɛr with accurate relations for Si 
sheets with different thicknesses. 
      
  (a)            (b)   
Figure 3.39: (a) V-pol. measured ∆Φ and (b) calculated ɛr with accurate relations for Si 
sheets with different thicknesses. 
horizontally polarized measurement due to reduced reflections. In horizontal polarization the 
magnitude of the incident E-fields to the bottom absorber are highly attenuated versus the 
vertical polarized E-field. As shown in the results, small fluctuation in the measured ∆Φ, 
causes to instability in the calculated ɛr. Moreover, the measured/calculated ɛr for thicker Si 
sheets is very close to its typical value 11.9. 
3.8 Summary to On-Chip Antennas and RFIC Monolithic Chip 
The influence of different parameters that affect on the practical results of the designed 
on-chip dipole antennas in Chapter 2, was discussed and demonstrated by comparing the 
measurement and modeled ACP probe tips, ground size effect and GSG pads in the 
simulations. The ACP probe deteriorates both antenna reflection coefficient and radiation 
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pattern. The embedded GSG pads as the probing pads cause to frequency shift in antenna 
resonance. The ground plane causes to propagation of excited surface wave by grounded thick 
substrate. Due to the cost of BiCMOS process, the used area on the chips is decreased, as 
possible as it can, during the samples fabrication, while they are aimed to be utilized on the 
RFIC with greater dimensions. 
When an on-chip antenna is integrated with other components such as low noise amplifier, 
phase shifter, up/down convertor, inside a single chip, the chip size and Si area surrounding 
the antenna is changed. Therefore, the antenna performance including near and far fields are 
completely affected by that circumstance when it is integrated inside a single chip. Moreover, 
the used GSG pads for measuring on-chip antenna alone are not required after integration and 
antenna resonance frequency is changed. This means the manufactured/measured antenna 
results for alone on-chip antenna and integrated features can be significantly different. In 
addition, the antennas performance will deteriorate by employing multiple of antennas as an 
array in monolithic manner inside a single chip, because of the lossy Si substrate, coupling 
between the antennas and complexity of the structure. The grounded thick Si substrate with 
high permittivity excites substrate modes at W-band frequency that distort the antenna 
radiation pattern. Although the ground plane can be removed, however, the antenna gain will 
drop drastically, and practically the RFIC chip needs to be mounted on a plate that is 
mechanically strict and may have high conductivity. The other remedy to prevent the 
substrate wave excitation may be polishing the bottom of the chip to reduce the thickness of 
Si, that changes the quarter wavelength height and decrease the antenna gain. 
All the mentioned problems compel us to change the way of thinking for integrating on-
chip antenna in mm-wave radar and investigate the other solutions. One of the solutions is to 
suppress the substrate modes using the Electromagnetic Band Gap (EBG) structures around 
the antenna that increase the chip area and cost. The other solution can be manufacturing the 
antennas on the PCB board and integrate with the on-chip active components. The advantage 
of this method is its lower cost, unlimited area for antenna on the PCB, lower occupied chip 
area. Integration of active on-chip components to the components on the PCB board can be 
highlighted as the challenging part of the method. In the following chapters, a 77 GHz phased 
array radar receiver front end that employs the active phase shifter chips on the passive 
components and antenna array on the PCB are discussed in detail. 
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CHAPTER 4 
INVESTIGATION ON DIFFERENT COMPONENTS FOR ITEDRATING 
77 GHZ RADAR RECEIVER ON PCB BOARD 
Radar designers attempt to improve the system-in-package performance by increasing the 
efficiency of antenna, phase shifter/receiver chip as well as RF transitions that are employed 
for interfacing between the chip and printed circuit board (PCB). Connecting the patterned 
PCB circuitry to the chips with minimum insertion loss for exploiting probe-measured 
performance of chip, is demanding innovations and improvements in both the circuits on the 
board and the connecting techniques. One of these techniques is to place some of the 
components of the radar receiver to the RFIC chip and rest of the components/transitions to 
the PCB board and then use packaging techniques to combine these components [75] which 
offer superior cost performance compared to RFIC chip only solutions [76]. A 77 GHz 
phased-array radar receiver is shown in Figure 4.1 with on-chip active phase shifter and other 
components: patch antennas, microstip lines (MS), coplanar waveguide (CPW) lines, and 
power dividers that reside on the PCB board. Connection of the chip and the PCB board are 
implemented using wire bonds and the measurements are performed from the PCB board via 
coaxial probe. Figure 4.1 presents a 77 GHz phased-array radar receiver with active phase 
shifter chip and PCB circuits. The chip is built using a low-cost SiGe HBT process providing 
a high-level of integration. The chip is integrated with the PCB circuit using wire-bonding.  
 
Figure 4.1: Schematic of four-element 77 GHz radar receiver front-end 
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The effect of wire-bonds is investigated in simulations and in order to decrease bonding loss, 
short length and tight bonds are realized for chip-PCB board interface. A new procedure 
based on Klopfenstein impedance matching method [26] is employed in the MS-to-CPW 
transition section to realize proper matching and less insertion loss at the desired frequency 
band. 
4.1 Four-Element Passive Antenna Array 
To evaluate the performance of beam-steering patch antenna array with integrated active 
phase shifter chips, a passive 1 × 4 patch antenna array was also designed and manufactured 
on RO3003 board. The passive array was implemented to give the overall performance 
including power dividers, antennas and transmission lines which were used similarly in 
receiver circuit at 77 GHz. The only difference between passive array and the integrated array 
package is the CPW structure which is placed in the middle of MS line between patch antenna 
and power dividers, as shown in Figures 4.1 and 4.2. Also, the chips are placed in the wells 
which are etched in the center of CPW, and their ground-signal-ground (GSG) pads are wire 
bonded to the CPW (Figure 4.1). 
The simulated and measured results of 4-element passive array for reflection coefficient 
and gain will be presented at the operating frequency of antennas. Further power dividers 
performance and losses resulting from transmission lines and mismatches will also be 
reported in the next sections. 
 
Figure 4.2: Schematic of passive 4-element patch antenna array 
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4.1.1 Single Patch Antenna 
An inset-fed patch antenna operating at 77 GHz was designed and manufactured on 
RO3003 board. The PCB board has substrate thickness of 130 µm and 17 µm copper 
cladding. The resonance length of the rectangular microstrip patch antenna is calculated using 
the relations [77] 
2 2g Lλ − ∆  (4.1) 
 
and 
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where λg and ∆L are, respectively, the guided wavelength inside the dielectric and extension 
length to bring the fringing fields into the calculation. 
As the antenna is going to be matched to 50-ohm TL using inset feed, the feed point needs 
to be calculated. Distance between edge of the patch and feed point, y0, is obtained by [] 
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      Initial values of L = 903 µm, W = 974 µm and y0 = 376 µm for the antenna length, width 
and feed distance from the edge of patch, respectively, are obtained to operate the antenna at 
77 GHz. The width of 50 Ω MTL is 318 µm. 
The antenna is simulated and optimized for S11 and radiation pattern at 77 GHz using 
electromagnetic simulator software HFSS. Simulations accomplished by setting L = 1049 µm, 
W = 1412 µm, y0 = 343 µm and g = 100 µm to approach the required return loss and gain at 
the desired frequency.  
The experimental results in data sheet shows the substrate dielectric constant of 3 for  
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Figure 4.3: Measured (--) and simulated S11 for single patch antenna. 
frequency range of 8 to 40 GHz and dissipation factor of 0.001 at 10 GHz. As it is shown in 
Figure 4.3, 3 GHz frequency shift of resonance frequency of the microstrip patch antenna is 
due to εr uncertainty at the W-band frequency. The value of εr was changed in simulations to 
tune the resonating frequency to the measured value (80 GHz) and, εr = 2.8 was achieved at 
77 GHz. The patch antenna dimensions for εr = 2.8 are modified as 1.1 mm × 1.4 mm. 
4.1.2 Power Dividers 
The input signal is divided to feed four antennas using three one-to-two power dividers 
with different dimensions, as shown in Figures 4.2 and 4.4. 
Constructing a 100-ohm resistor between two output ports of Wilkinson power divider is 
very hard/impossible at 77 GHz; consequently, causes less isolation between those output 
ports. Spacing between the outputs of each power divider is different from the other and the 
impacts of 90° bends are significant. Therefore, the optimization of the overall circuit is 
performed by considering the bends and length of the high impedance (70.71 ohm) 
transmission lines with fixed spacing between two outputs for each power divider. As shown 
in Figure 4.4, widths of two different power dividers a and b are 2.3 mm and 4.3 mm, 
respectively. Center-to center spacing between the outputs of power divider a is around 2 mm 
to keep the antennas spacings at λ0/2. Simulated S-parameters of the power dividers with 
letter a, b and their combination, with the dimensions shown in Figure 4.4, are presented in 
Figure 4.5 (a) and (b) and (c) respectively. Since the simulated results for the 5-port one-to-
four power divider show S22 = S33, S24 = S25 = S34 and S13 = S12, only 5 results of the S-
parameters are depicted in Figure 4.5 (c). The return loss for input ports of all structures in 
Figure 4.4 are properly matched, while the power dividers suffer from output ports matching  
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  (a)            (b)    
 
(c) 
Figure 4.4: The Wilkinson power dividers (a) after patch antennas, (b) after a power dividers 
and (c) the structure after their connections. 
and isolation between them due to the removed 100 Ω resistor between the output ports. 
Simulated results for the 1 to 4 power divider show that the input port is well matched; the 
insertion loss between input port and each of the output port is 7.2 dB at 77 GHz that 
demonstrate the 1.2 dB attenuation and radiation loss for the structure. Isolation between ports 
34, 24 and 25 is better than 10 dB due to the long paths between them. Isolation between ports 
23 is 5.6 dB at 77 GHz. Return loss of the output ports are 6.14 dB at 77 GHz. 
4.1.3 Modified Patch Antennas and Overall Structure 
The structure of the 4-element antenna array in Figure 4.2 was simulated and measured for 
reflection coefficient and gain. The spacing between the antennas is λo/2 = 2 mm. As the 
antennas are designed separately, they are also resonating at 77 GHz in the array (Figure 4.6). 
Furthermore, as a small object is brought close to the antennas, the null at 77 GHz is highly  
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  (a)        (b)  
 
(c) 
Figure 4.5: Scattering parameters for Wilkinson power dividers with different dimensions (a) 
with name a, (b) with name b, and (c) combined 1 to 4 structure. 
 
 
Figure 4.6: Measured (--) and simulated S11 for passive 4-element patch antenna array. 
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Figure 4.7: Measured (--) and simulated radiation patterns for single and 4-element patch 
antennas at 77 GHz. 
 
Figure 4.8: Measured (--) and simulated gains for single and 4-element patch antennas at W-
band frequency. 
affected, which confirms its dependency to the antennas and the radiation from the antennas. 
Multiple nulls at other frequencies over the W-band in the Figure 4.6 are due to the length of 
MS lines and power dividers’ mismatches and parasitic radiation at W-band. Normalized  
H-plane radiation pattern for both single and 4-element patch antennas at 77 GHz are shown 
in Figure 4.7. Simulated and measured H-plane gain over W-band in Figure 4.8, agree well up 
to 103 GHz. The difference between theoretical and experimental values at the end of W-band 
can arise from the calibration uncertainty, which is also evident in Figures 4.3 and 4.6. 
Measurement results in Figure 4.8, show the gains around 10.4 dBi and 5 dBi for 4-element 
array and single patch antenna at 77 GHz, respectively. 
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4.2 Integration of the Chip on PCB 
In order to embed the active phase shifter chips into the RF circuitry on the PCB board to 
apply the phase difference between the antennas for steering the beam in the H plane of the 
patch array, first, a rectangular cavity, which its dimensions are greater than the chip 
dimension is carved out from the CPW line. Practically, this cavity also helps for easier 
mounting of the chip on the PCB board. Then the GSG pads on the chip are wire-bonded to 
the corresponding signal and ground metals lines on the PCB board. The position/location of 
the embedded chip into the PCB board and wire-bonds are shown in Figure 4.9. 
The top and cross sectional schemes in Figure 4.9 presents the lamination of 130 µm 
RO3003 on the thicker (500 µm) FR4 PCB which increases the mechanical strength of the 
board and is placed as a basement to hold and fix the chip using silver filled epoxy adhesive 
film. Since Si substrate thickness of the chip is around 350 µm, a rectangular well with the 
same height of Si is etched on the board. However, the epoxy thickness can cause the chip 
surface be located at higher level with respect to the board surface. As it is shown in Figure 
4.9 (a), each via connects top/bottom copper layers of RO3003 and FR4 to each other. 
4.2.1 Wire Bond Interconnections 
Generally, the wire bond interconnections impose significant insertion loss on the received 
RF signal. This loss is the result of inductive characteristic of the bonding wires which cause 
to mismatch in the transition part. Consequently, long and loose bonding can cause very high 
insertion loss and hence, short-length wire and ball-type bonding is recommended [78-80]. As 
the frequency is increased, the bond also starts to radiate which increases the inductance of 
bond wires and insertion loss, accordingly. Using the methods such as multiple bonds, thicker 
or ribbon type bond, decreasing the height of bond and bending it toward the underneath 
metal can increase the parallel capacitance of the bond. This capacitance can decrease the 
high impedance of bond and increase the matching factor [79]. We tried to consider most of 
the mentioned points by implementing low-height and short-length bonding. To investigate 
the effect of different parameters on the value of insertion loss by wire-bond interconnections, 
simulations are performed. These simulation results can give an idea about the insertion loss 
which can be practically realized in the receiver front-end-circuit. 
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(a) 
 
(b) 
 
(c) 
Figure 4.9: Schematic for (a) cross sectional view of the overall receiver circuit, (b) wire-
bond different parameter show, and (c) top view of the integrated chip on PCB 
using wire-bonds interconnections. 
The simulations are done for the parameters which are introduced in Figures 4.9 (b) and 
(c). In Figure 4.9 (c), ∆c and ∆x are extended part of chip at the back of the GSG pads and the 
gap spacing due to larger dimension of the etched cavity. ∆c is equal to 30 µm at one side and 
100 µm in the other side. The bond height (hbond), distance (ℓbond), chip height from the PCB 
level (∆y) and rising (α), falling (β) angles of the bond wire are displayed in Figure 4.9 (b). 
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  (a)            (b)   
Figure 4.10: Simulated S11/S21 for displaying the effect of different signal trace width 
(50 Ω CPW) in wire-bonding. 
      
  (a)            (b)   
Figure 4.11: Simulated S11/S21 for displaying the effect of gap between chip and CPW edge 
in wire-bonding. S = 50 µm, ∆c = 30 µm, α = 40°, β = 45°, hbond = 40 µm, 
∆y = 80 µm, ℓbond = 200 µm. 
        
  (a)            (b)   
Figure 4.12: Simulated S11/S21 to show the effect of chip/CPW level difference in wire-
bonding. S = 50 µm, ∆c = 30 µm, ∆x = 30 µm, α = 40°, hbond = 40 µm, 
ℓbond = 200 µm. 
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The diameter of the gold wire is 20 µm. Since the symmetry is kept for both of the transition 
parts, only half of the calculated loss can be accounted for each transition in all of the 
simulations. The chip has active circuit, thus the chip is modeled with its actual size  
(1.1 × 1.5 mm2), and a 50-ohm MS line on the SiO2 is used to connect GSG pads of chip to 
each other. The chip model and via-less CPW line are initially simulated only for S11 and S21 
to check them for 50-ohm matching and low insertion loss at 77 GHz. 
To see the effect of signal trace width of CPW in the wire-bond, several 50-ohm CPW 
lines were designed and simulated. As it is shown in Figure 4.10, the simulations are done for 
various widths of signal line, ws = 80 to 250 µm, and corresponding gap spacing of S = 20 to 
80 µm, by adjusting CPWs characteristic impedance to 50 ohm, and setting the parameters  
∆c = 100 µm, ∆x = 50 µm, α = 40°, β = 57°, hbond = 40 µm, ∆y = 130 µm and ℓbond = 250 µm. 
The simulation results show that increasing the width of signal line increases wire-bond 
insertion loss. For 50-ohm CPW line, ws and S are changing proportionally and reducing ws 
can cause the signal and ground bonds keep their smaller spacings along the bonding wires 
from chip pads to CPW conductors. These three gold wires are operating as a transmission 
line with impedance that depends on the distance between the signal and ground wires. When 
the distance between them is increased the characteristic impedance of this transmission line 
is increased similar to what is happening for the simulation by increasing ws and S. 
Although the low gap spacing (S = 20 µm) will give us better results, the smallest etching 
resolution that the PCB prototyping machine (LPKF laser) could etch was S = 50 µm. Thus 
the remaining simulations are followed by setting S = 50 µm.  
The gap between chip and edges of CPW line (∆x), as shown in Figure 4.11, and chip 
level difference from PCB surface (∆y), in Figure 4.12, have considerable effects on the 
insertion loss of the bonds. Increasing either ∆x or ∆y will result in increasing the bond length 
and degrading the performance. Moreover, by increasing ∆y, the falling angle (β) needs to be 
increased to prevent the contact of the bond with the chip edge. 
Changing hbond from 20 µm to 100 µm does not present significant variation on the 
insertion loss of bond wires (Figure 4.13). Over this simulation, the other parameters are as  
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S = 50 µm, ∆c = 30 µm, ∆x = 0 µm, α = 40°, β = 65°, ∆y = 80um, ℓbond = 200 µm. Since the α 
and β angles are fixed during the process, variation of the bonds total length does not cause 
significant changes. Apparently, increasing the bond distance (ℓbond), increases the bond 
length and hence insertion loss. The simulations in Figure 4.14, for the swept ℓbond, are to 
specify the range of the insertion loss which is imposed by performing different distance 
bonding in practice. 
The measurement of various implemented wire-bonds show that the different parameters 
are in the range of ∆x = 40 to 90 µm (for ∆c = 30 µm) and 30 to 50 µm (for ∆c = 100 µm),  
   
  (a)            (b)   
Figure 4.13: Simulated S11/S21 to show the effect of wire-bonding height. S = 50 µm, 
∆c = 30 µm, ∆x = 0 µm, α = 40°, β = 65°, ∆y = 80 µm, ℓbond = 200 µm. 
   
  (a)            (b)   
Figure 4.14: Simulated S11/S21 to show the effect of wire lenght. S = 50 µm, ∆c = 30 µm, 
∆x = 50 µm, α = 40°, hbond = 40 µm, ∆y = 130 µm. 
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hbond = 30 to 50 µm, ∆y = 50 to 150 µm, and ℓbond = 180 to 250 µm. For these parameters, 
simulated results show that the insertion loss will be lower than 7.5 dB (5-7.5 dB) at 77 GHz. 
4.2.2 MS-to-CPW Transitions 
The CPW lines need to be connected to the microstrip patch antenna from one side and 
MS line from the other side. To connect a 50-ohm MS line with trace width of W0 to the 
signal line of the 50-ohm CPW line with narrow width (ws), Klopfenstein impedance 
matching method [81] is applied for tapering W0 to ws (W0 > ws). In this procedure, the gap 
spacing (S) and ground plates of CPW line are neglected in first step and it is supposed that 
the 50-ohm MS line (trace width of W0) will be connected to another high-impedance MS line 
with trace width of ws and impedance of ZN. (ZN is calculated for a MS line with trace width 
of ws). The geometry of the MS-to-CPW transition which is divided to N equal points is 
depicted in Figure 4.15. At point i = N, Wi approaches to WN = ws. Afterward, the impedance 
of N points (Zi, i = 1, ... , N) are calculated using Klopfenstein method to taper 50-ohm to  
 
(a) 
 
(b) 
Figure 4.15: Schematic of MS-to-CPW structure for transmitting MS mode to CPW mode 
and vice versa. 
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ZN. In the second step, the MS trace widths Wi are calculated for a MS line with respect to the 
specified impedance distributions, Zi. Finally, it is assumed that Wi is the signal trace width of 
a 50-ohm CPW line and then Si is determined, accordingly. Therefore, the transition is 
obtained by connecting Wi points to each other (curve a in Figure 4.15) as the signal line, and 
Si as the edge of ground plate (curve b in Figure 4.15). Here, the 5th order polynomial is used 
(curves a and b) to interpolate the middle point for CPW signal trace width and gap spacing. 
To improve the matching, the ground plates are extended by the length of ℓe to the MS part 
(Figure 4.15). The curves a and b are functions of ℓt and in the case of interpolation with a 
good approximation (N be large enough), ℓt can be easily optimized to improve the return loss 
at the operating frequency. 
This method for tapering MS-to-CPW transition helps better matching. Some different 
methods which use a via-less MS-to-CPW or vice versa have been implemented for probing 
purposes [82]-[89]. However, these transitions are performed on a Si substrate with high 
dielectric constant of 11.7. As the dielectric constant of substrate increases, a high percentage 
of electromagnetic (EM) field is propagating inside the substrate and in-substrate EM wave 
coupling can be realized simply. Therefore, the CPW mode is easily exchanged to MS line 
mode due to high dielectric constant. 
Here, the MS-to-CPW transitions are designed on RO3003 board with dielectric constant 
of 2.8 at 77 GHz. This low value of dielectric constant makes the design of transition part 
challenging. Different methods such as gradually increasing signal line of CPW [86], use 
matching network [83] were used to have optimum MS-to-CPW transition, however, none of 
them were good as much as the introduced Klopfenstein taper for our case. Some via-less 
back to back connected MS-to-CPW line simulation were performed to connect 50-ohm MS 
to 50-ohm CPW with different gap spacing (S). Magnitude of S11 and S21 are presented in 
Figure 4.16. Each case is optimized for maximum return loss at 77 GHz, with respect to the 
transition length ℓt and extended ground plates length ℓe. Quantities ℓt and ℓe are shown in 
Figure 4.15. 
Note that, the vias on Figure 4.15 (b) are not valid for the simulation shown in Figure 4.16. 
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  (a)            (b)   
Figure 4.16: Simulated S-parameters for different 50 Ω CPWs in via-less MS-to-CPW 
structure.  
The simulations in Figure 4.16 are done for two similar back to back connected MS-to-CPW 
transition with ℓs = 3 mm. The 10 dB return loss bandwidth is more than 10 GHz and going to 
be well as the gap spacing (S) is reduced. The simulations show insertion losses better than 
1.5 dB in the bandwidth and 1 dB at 77 GHz, as shown in Figure 4.16. As the S is increased, 
the transition length is reduced and extended length is also increased. In 50-ohm CPW line, 
by reducing S, value of signal trace width (ws) is also decreased and hence connecting lower 
ws to 318 µm (trace width) 50-ohm MS line needs more transition length. In the other hand, 
the lower transition lengths are compensated with longer ℓe to make the matching well around 
the operating frequency.  
Overall width of CPW line including signal trace width, two gap spacings and two ground 
plate width (ws+2S+2G) is fixed to 1.7 mm. 
Since only the top layer of the PCB is used for both RF and DC bias lines, the board can 
suffer from low space to accommodate all DC bias lines. This problem can be solved to some 
extent by using the ground plates of the CPW, where the chip is placed on, as the DC ground 
reference. In this way, at least one DC pad per each chip is reduced which is considerable, 
according to six DC pads of the chip in addition to the DC ground pads. Accordingly, the 
CPW ground plates are connected to ground plane using vias for DC ground although we try 
to avoid the vias for its fabrication difficulties and realization with small size and good 
accuracy. The vias and metal layers which are connected to ground plane are shown in  
Figure 4.9 (c). The other important point is the location of vias. A single via can be placed 
just in the middle of CPW ground plate which is irrational since etching the chip cavity will  
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  (a)            (b)   
Figure 4.17: Simulated S-parameters for different transition lengths in MS-to-CPW with via. 
leave only narrow metal at both sides (Figure 4.9 (a)). The structure in Figure 4.15 (b) is 
symmetric and it is preferred to keep this symmetry using two vias. The best place for vias 
can be the end of MS-to-CPW transitions part (Figure 4.15 (b)) which is not only effective for 
CPW/MS mode exchange but also far away from the chip to use the remaining wide area of 
CPW ground plates for bonding ground pads of chip. There is manufacturer limitation for the 
location of vias that they have to be at least 150 µm far away from the edges, as shown in 
Figure 4.15 (b). 
Consequently, the via-less designs are modified with inserting vias at the shown locations 
in Figure 4.15 (b) and reducing the values of ℓt and ℓe. The effect of transition length (ℓt) in 
tuning the frequency is shown in Figure 4.17 for S = 50 µm. In the simulations of the  
Figure 4.17, ℓt is changed between 190 to 350 µm, by setting ℓs = 4 mm, ℓe = 200 µm and total 
width of CPW (ws+2S+2G) equal to 1.7 mm. The results show the vias make the bandwidth 
widen (15 GHz 10 dB bandwidth) and reduce the insertion loss. As it is expected, increasing 
the ℓt causes to shift to lower frequencies. 
Between the simulated results, return loss associated with ℓt = 270 µm shows compatible 
bandwidth around the desired frequency and is selected for implementation.  
In Figure 4.18, the simulated structures for S = 20 µm, 50 µm and measurement results of  
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  (a)            (b)   
Figure 4.18: Measured and simulated S-parameters for MS-to-CPWs with 50 µm gap spacing 
CPW, and simulated for S = 20 µm with vias. 
the fabricated sample with S = 50 µm are compared. All parameters for the simulated samples 
are similar, but ℓt = 550 µm for S = 20 µm. These samples show that the matching is going to 
be well as the gap spacing is reduced, similar to what is occurring in via-less structures in 
Figure 4.16. The W-band measurements and simulation for S11 and S21, show good agreement 
between them for S = 50 µm. Measurement shows 15 GHz 10 dB bandwidth and insertion 
loss better than 0.8 dB below 80 GHz. 
4.3 Calibration Kit 
The Measurements are performed with solderless surface mount RPC-1.00 (up to 110 
GHz) Rosenberger probe. For calibration of the probe, transmission lines, open and short 
circuits are fabricated on RO3003 board.  
To calibrate the system till tip of probes, the two ports TRL (also called LRL) calibration 
method which includes highest accuracy and minimal standard definition [90] is 
implemented. This method requires very good transmission lines with high accuracy in trace 
width and length.  
In this method, two different length transmission lines are designed as the line of the 
calibration standard. The electrical length difference between those lines are not allowed to 
exceed 180° and are designed with electrical length between 10° to 170° to guarantee the 
difference phase of two different long lines falling into the confined range. Since the 
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frequency changes will change the phase difference between two lines with fixed length, the 
design is valid only for limited band of frequency. Difference between electrical length (∆θ) 
of two transmission lines and the corresponding physical length (∆l) are related by [90] 
360
, 0 180
ph
f l
θ θ
ν
∆
∆ = < ∆ <  (4.1) 
 
where, νph is the phase velocity on transmission line with ,-. = //,22. 
To realize ∆θ condition two 9.3 mm and 10 mm long transmission lines are designed. 
Calculated ∆θ for the two lines with length difference of ∆l = 0.7 mm lies between 100° to 
150° along the W-band frequency. As shown in Figure 4.19, two 9.3 mm and 10 mm long 
transmission lines, zero-length line and open circuit structure are used as the line, thru, and 
reflect standards in the calibration process, respectively. 
 
Figure 4.19: Fabricated TRL calibration kit for W-band frequency. 
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CHAPTER 5 
INTEGRATING 77 GHZ PHASED-ARRAY RADAR RECEIVER 
FRONT-END 
In this chapter, the wire bonded active phase shifter to the CPW metals on PCB board is 
measured for S21 phase and amplitude by changing the bias voltages of active phase shifter 
chip. The measured results can help to see the chip performance as it is integrated on the PCB 
board. Afterward, the chip is integrated on the PCB with two-element and four-element patch 
antenna array. The circuit can operates as a beam steering array by controlling the bias 
voltages of the chips. Measured gain patterns for various bias voltages are shown for the 
manufactured circuits. 
5.1 Active Phase Shifter Chip and Integration on the PCB Board 
The active phase shifter structure and its operation are shown. The on chip and integrated 
forms are characterized to investigate the chip performance in the beam steering array. 
5.1.1 Active Phase Shifter and On-Chip Measurement   
The used active phase shifter (see Figure 5.1 (a)) utilizes three-vector-sum method based 
on vector-modulator topology which does not require any additional circuitry other than 
LNAs to cover full 360o as compared to traditional designs [91]-[94]. 
As shown in Figure 5.2 (b), the structure cuts the phase diagram into three regions: I (0o-
120o), II (120o-240o) and III (240o-360o). After 3-way Wilkinson power divider, signal splits 
into three magnitude-even vectors and is separated by 60o with the help of additional phase 
shifting lines. The same structure is also used in power combining scheme so that the 
symmetry results in 120o phase separation between vectors with a little difference in 
amplitudes due to lossy lines, which forms these three phase regions. As a final step, 360o 
phase coverage can be obtained by changing the LNA gains. 
To operate in region I, II and III, the gains achieved from LNA 3, LNA 2 and LNA 1 
should be turned-off, respectively. Therefore, each time, one of the LNAs are turned off and, 
from the summation of the remaining two vectors, one can achieve desired phase in desired  
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   (a)          (b)   
 
(c) 
Figure 5.1: (a) Schematic, (b) working principle and (c) fabricated 1.65 mm2 active phase 
shifter chip. 
region at the output.  
Having completed LNA and power divider/combiner, they are combined on a  
1.5 mm × 1.1 mm single chip to compose the active phase shifter shown in Figure 5.1 (c) 
[95]. 
The on-chip measurement of the active phase shifter is displayed in Figure 5.2 that 
highlights input and output return losses, gain (or insertion loss) and phase information for 
different phase states obtained by tuning the LNA biases. The voltage sweep range is taken as 
0.8 V to 1.5 V and maximum 100 mW is consumed. 
According to results in Figure 5.2 (a), input and output return losses are above 10 dB level 
in 76 to 105 GHz band and are quite independent of the LNA matchings due to isolation 
resistors at the outputs of Wilkinson power dividers. Moreover, variable 0 to 12 dB and 0 to 9 
dB gains are achieved at 75 GHz and 77 GHz for different phase states, respectively. As it is 
seen in Figure 5.2 (c), the phase shifter can sweep all through 360o continuously.  
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Figure 5.2: Phase shifter performance parameters: (a) measured S11 & S22, (b) measured gain, 
and (c) measured phase states. 
5.1.2 Phase/Amplitude Measurement of the Integrated Chip on PCB 
The chips are further integrated using CPW line (as shown in Figure 4.9 (c)) and measured 
on the PCB at W-band frequency. CPW line is connected to the MS lines at both ends to be 
able to make coaxial cable measurements, as shown in Figure 5.3. The integrated chip is then 
measured to investigate the performance of chip and wire-bonds at 77 GHz. Consequently, the 
measurement is done for phase and amplitude by biasing only two of three amplifiers in each 
step, to sweep the phase difference which falls into one of the three 120° sections, as shown in 
Figure 5.1 (b). It is expected, by biasing amplifiers 1 and 2, 1 and 3, or 2 and 3 the phase 
shifts between 0°~120°, 120°~240° or 240°~360° are obtained, respectively. For each 
combination, the desired two amplifiers are turned on by setting their base voltage to 1.5 V. 
Then, the drain of one amplifier is fixed to a voltage between 1 to 2 V and the voltage of the 
other one was changed in the range 1 to 2 V for changing the phase and amplitude of S21. The  
 
Figure 5.3: Characterization of the integrated active phase shifter chip on the PCB board. 
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Figure 5.4: Integrated Chip measurement for S21 amplitude/phase for different bias voltages. 
measurement results for S21 phase and amplitude which are obtained for different bias voltage 
are displayed in Figure 5.4. In this figure, all of the phases are normalized with respect to the 
phase of middle branch (containing LNA 2 and 0° phase shift in Figure 5.1 (a)). 
When the chip is integrated with the PCB board, the measurement shows the gain around 
0 dB for the phase differences 0° to 360°, which means the gain of chip in different settings 
(different amplifier combinations) is canceled by the losses that are arising from wire-bonds 
(simulated 5 to 7.5 dB insertion loss) and MS-to-CPW transitions (measured 0.8 dB loss), 
Figure 5.4. Originally, the gain of the on-chip measured active phase shifter was 9 dB. 
Furthermore, the wire bonds were utilized by ball-wedge wire bonder machine. The 
experiments showed the ball-type bond on the 80 µm × 80 µm GSG pads of chip is suitable to 
place the bump ball on the pad. 
5.2 Two-Element Beam-Steering Phased Array 
The active phase shifter chip are integrated with the 2-element array on the PCB board to 
form the 2-element phased array receiver front end at 77 GHz, as shown in Figure 5.5. The 
spacing between patch antennas is 2 mm. Since the width of the CPW structures is 1.7 mm (as 
mentioned in 4.2.2), the CPWs of chip A and B are separated by 300 µm gap. The circuit is a 
receiver circuit and the input of chip is connected to antenna at lower position in Figure 5.5 
which causes to locate the DC bias lines at the right of the chips (Figure 5.1). However, the  
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Figure 5.5: Two-element phased array radar receiver. 
           
(a)    (b)    (c) 
Figure 5.6: Wire bonded chips when DC pads are located at (a) left side of chip A and (b) 
right side of chip B and (c) connections on the PCB pads. 
DC traces for chip A are located at its left side (Figure 5.5) and the DC bond cross over the 
chip to be connected to corresponding pads on the chip. Wire bond interconnections for chips 
A and B with the specified antenna position are shown in Figure 5.6. As it was measured for 
integrated chip phase and amplitude, the integrated chip insertion loss is fluctuating around  
0 dB (see Figure 5.4). Since the measured gain of single patch antenna is 5 dBi at 77 GHz (see 
section 4.1.3), the maximum gain of 8 dBi is expected from the 2-element array. 
The measured array gains on H-plane of patch antenna (yz-plane) for different bias 
voltages are shown in Figure 5.7. The beam steering is performed for confined number of 
angles. Since the array is composed of only two antennas, the array factor beam width is wide  
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Figure 5.7: Beam-steering measured gain at 77 GHz for the 2-element radar receiver. 
and in the case of changed phase, the array factor maximum is dominated by patch antenna 
beam maximum. Therefore, changing the phase difference between the antennas imposes only 
some difference in the gain pattern shape, and the maximum position does not change, 
significantly. The measured beam patterns gain is below 6.5 dBi which is 1.5 dB lower than 
the expected value. This difference can be duo to the long transmission lines which increase 
the line loss and radiation and also more loss of wire bonds. During the measurements, the 
DC base voltages of the used LNAs are set to 1.5 V and drain voltages are changed from 1 to 
2 V with the step of 0.2 V. The beams in Figure 5.7 are obtained using the bias voltages 
displayed in Table 5.1. Because of high DC current flow in LNA 3 of Chip B, only two LNAs 
of this chip are biased. Due to lower resolution of array beam which is dominated by single 
patch radiation pattern, the other combinations/drain voltages have very similar beams to 
those in Figure 5.7 and are avoided. 
Table 5.1: DC bias voltages of Chips A, and B for steering the beam to different positions. 
Beam  
Position 
Drain DC Bias Voltages of Chip A and B 
Chip A Chip B 
LNA 1 (V) LNA 2 (V) LNA 3 (V) LNA 1 (V) LNA 2 (V) 
a 2.00 2.00 — 1.60 2.00 
b 2.00 — 2.00 2.00 1.00 
c 1.00 — 2.00 2.00 2.00 
d 1.20 — 2.00 2.00 2.00 
e 1.60 — 2.00 2.00 2.00 
  bˊ 1.00 — 2.00 1.00 2.00 
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Figure 5.8: Fabricated four-element receiver with DC bias lines and enlarged wire-bonded 
chip. 
5.3 Four-Element Beam-Steering Phased Array 
Integrating active phase shifter chips after four antenna input can allow beam steering with 
good resolution along the direction on which the antennas are aligned (H-plane of the patch 
antennas). In the 77 GHz 4-element phased array receiver in the Figure 5.8, the spacing 
between patch antennas is 2 mm. Since the width of the CPW structures is 1.7 mm, the CPWs 
of chip B and C are separated by 300 µm gap, however, to embed the DC pads of chip B, the 
arms of large size power combiner are extended by 5.8 mm. After the chips, the MTL get 
closer to each other to supply the 2 mm spacing. 
As it is shown in Figure 5.8, only three antennas are accompanied with chips, one antenna 
used as reference phase element of the array. Noteworthy, each chip has six DC bias pads 
(excluding ground pads), which needs six DC-carrying lines on the PCB; including all four 
chips needed accommodating 24 traces can cause to crossover between DC and RF lines. 
Although, all the DC pads of the chips are located on their left sides (when they are aligned 
similar to Figure 5.8), the DC traces on of the board were located on both left and right sides 
of the board. Chip A has the DC pads on the left side, and corresponding DC pins on the 
board are on the left side of the board. Therefore, DC wire-bonds did not cross over the chip 
A. Chip B has the DC pads on the left side, and corresponding DC pins on the board are both 
on the left and right side of the board. DC wire-bonds did not cross over the chip B, however, 
DC lines has to cross over the RF lines over the board. Chip C has the DC pads on the left 
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side; corresponding DC pins on the board are on the right side of the board. Consequently, 
DC wire-bonds crossed over the chip C to be able to connect from the right side of the board. 
One of the antennas was connected to power divider directly, using the MS line. The 
received signals by the remaining three antennas pass through the integrated chips. As 
discussed, with respect to Figure 5.4, the measured amplitude for the integrated chip in 
different positions is varying around 0 dB. This value is important since the directly 
connected antenna can also have zero dB (may be 1-2 dB) insertion loss and is not dominated 
by the others. 
Using three active phase shifters for a 1 × 4 array will be possible since one of the antennas 
will be the reference one. However, if this array is used as a sub-array, then we would need a 
phase shifter at the fourth antenna or this additional phase shifter can be placed after the 
summation of four antenna signals. The dimensions of the structure, including the feeding 
probe and DC bias lines (shown PCB overall area in Figure 5.8) are 3 cm × 3.5 cm. 
To receive signals from various angles (steering the beam to a desired angle) the following 
consideration has to be accounted for this package. Firstly, only the phases of received signals 
from three antennas are affected by chips. Secondly, estimating DC bias voltage for each chip 
to supply the required phase is hard. Although the integrated chip was measured by changing 
bias voltage, as shown in Figure 5.4, however, the same bias voltage in two similar chips can 
cause to different phase and amplitude. In addition, bonding parameters such as the length of 
bond and level of chip from PCB (∆y) can differ from one chip to other and different 
phase/amplitude are achieved for same biasing voltage. Consequently, a new method is 
required to be employed for measuring the package. 
In this method, the probe antenna is fixed to specific angle and all of the DC bias voltages 
of the chips are adjusted sequentially to maximize the received power value, monitored in 
Vector Network Analyzer (VNA). After approaching the maximum power level, the bias 
voltages are left and the received power is measured for the specified angles (-50° to 50°) to 
form the gain pattern at H-plane. The measured gain pattern at 77 GHz frequency using the 
proposed method is shown in Figure 5.9. The maximum gain is around 9.7 dBi at 5° for curve 
b, which is reasonable when it is compared with 4-element passive array (see Figure 4.8). 
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Figure 5.9: Beam-steering measured gain at 77 GHz for the 4-element radar receiver. 
As a rule of thumb, the measured integrated chip shows the gain around 0 dB for phase 
difference between 0 to 360° and hence the phased array can have a performance similar to 4-
element passive array which has the gain of 10 dBi at 77 GHz. The transmitting antenna of 
our set-up can turn up to ±50°. The measurement results show that the array pattern can be 
steered between ±30°. In the measurements, the LNAs are biased by setting the base voltages 
to 1.5 V. The LNAs combinations and their drains voltage values for realizing the beams in 
Figure 5.9, are presented in Table 5.2 for different positions. Four out of nine LNAs of three 
chips are not used due to high DC current flow or possible damage during the wire-bonding 
process. The obtained beams in Figure 5.9 confirm that the null angles such as at -15° can be 
covered if all of the nine LNAs work properly and are exploited during the beam steering. 
The measurement setup for biasing the active phase shifter chips and measuring received 
power at W-band frequency is shown in Figure 5.10. 
Table 5.2: DC bias voltages of Chips A, B and C for steering the beam to different positions. 
Beam  
Position 
Drain DC Bias Voltages of Different Chips 
Chip A Chip B Chip C 
LNA 1 (V) LNA 3 (V) LNA 2 (V) LNA 3 (V) LNA 1 (V) 
a 2.00 2.00 0.70 2.10 1.50 
b 1.90 2.00 0.70 2.10 1.40 
c 2.00 1.00 0.90 2.00 1.10 
d 2.10 0.70 0.70 2.00 1.40 
e 2.00 0.80 1.50 2.00 1.30 
f 2.00 1.30 2.00 1.30 1.90 
  bˊ 1.80 1.90 0.80 2.00 1.50 
  cˊ 1.90 1.80 2.10 0.80 1.30 
  dˊ 1.80 1.20 2.00 1.40 2.10 
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Figure 5.10: W-band measurement setup for integrated phased-array radar receiver. 
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CHAPTER 6 
CONCLUSIONS AND FUTURE WORK 
The different shapes of on-chip dipole antennas are designed and manufactured at W-band 
frequency. The on-chip antennas were measured and compared with simulated results. 
Measured and simulated results confirm that the on-chip antennas suffer from surface waves 
when they are placed on large size ground plane and a thick Si substrate with high dielectric 
constant. Surface wave excitation of the grounded chip antennas deteriorate the performance 
of the antennas and hence decreases its potential to be integrated with other components to 
realize a single RFIC chip solution. In the case of using multiple antennas as an array inside 
the RFIC chip, firstly, the distorted radiation pattern of the on-chip antenna cannot steer 
properly due to excited surface waves, and secondly, and the size of array is increased which 
causes higher cost of fabrication. However, the on-chip antennas alone can be utilized for 
other applications with very small ground plane or without ground plane. 
Meanwhile, influence of ACP probe tips in presence of ground plane below the chip 
samples and complexity around probe tips, was demonstrated during the measurement and its 
effect was modeled in the simulations. 
As an alternative, the on-chip antennas are replaced by PCB antennas. In this method, the 
array of patch antennas, microstrip transmission lines with ground backed coplanar 
waveguide transitions and power combiners were designed and fabricated on the PCB board. 
The available active phase shifter chips are embedded to the PCB circuit by wire-bonding 
their GSG pads to the ground-signal-ground traces of CPW. The two- and four-element 
phased array radar receiver front-end are measured at 77 GHz for automotive radar 
application. Although the packaging process can be difficult  and cause higher power loss due 
to the wire-bonds, the beam can be steered to angles between ±30° at 77 GHz for 4-element 
array. Much lower cost of fabrication with good beam steeing resolution are obtained due to 
good radiation patterns of the PCB patch antennas. 
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A more detailed conclusion for each chapter are as follows:  
For 77 GHz automotive radar and 94 GHz imaging radars applications, on-chip LC balun 
circuit with three different straight, L-shaped and T-shaped dipole antennas on the small 
ground plane were designed and presented in Chapter 2. To increase the gain of the antenna 
while matching the impedance to 50 Ω, substrate is etched using IHP LBE module except for 
silicon bars. Antennas are well matched at the design frequency and gains ranging from 0 dBi 
to 4 dBi are simulated. Antennas can also be arrayed, on small ground, especially for L- and 
T-type dipoles for higher gain and steering the beam by changing the phase difference 
between them. 
In Chapter 3, GSG pads structure behaves similar to grounded coplanar waveguide 
(GCPW) and shifts the resonance frequency of manufactured antennas by 3 GHz. If the 
antennas are designed with the GSG pads for measurement purposes, then manufactured 
antennas can be measured with the GSG pads. However, if the antenna is integrated to the 
RFIC chip without the GSG pads, the antenna resonance will be different. To calculate 
reflection coefficient of the antennas accurately, a (1.25 λₒ)2 large ground plane is enough. 
However, to calculate far fields of the antennas, larger ground plane simulations are 
necessary. The destructive effect of surface waves on on-chip antennas that are excited and 
propagated due to the grounded thick Si substrate and thin SiO2 layer on it was demonstrated. 
The effect of the ACP probe was shown by measuring and simulating the reflection 
coefficient/radiation pattern of the straight, L and T strip dipole antennas on a large ground 
plane and when they were manufactured next to each other and diced from each other. The 
antennas displayed different performances when they were simulated using lumped port 
excitation. However, the effect of the ACP probe in this abnormality was studied and 
demonstrated by modeling the probe in simulations. The modeled probe was calibrated in 
simulation and de-embedded to resemble what was done in VNA for S11 measurement. It is 
deduced that, most of the parameters such as distance of probe from ground plane, material 
beneath the ACP probe and calibration kit could increase/decrease the error from the coupling 
between the ACP probe and the material around it. These parameters changed the power of 
the reflected wave (from those reflector surfaces) at the unshielded part of the probe and 
affected the recorded data at VNA. Moreover, as the complexity around the ACP probe tips is 
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increased, the uncertainty of the measured data is also increased, proportionally. The results 
confirm that the ACP probe is not suitable for on wafer measurements, at all. 
A dielectric constant of silicon slab was measured at W-band using free space method to 
obtain the range that its permittivity is located and compare with the typical value that is used 
in the simulations. The fluctuation of the measured ɛr values for Si sheets with different 
thicknesses is due to multiple reflections and diffraction from environment. The measured 
results can be improved if the measurements are done on perfectly absorbent chamber. 
In Chapters 4 and 5, the three-way Active Phase Shifter chips were integrated with  
4-element phased array radar receiver and measured for beam steering at 77 GHz using wire-
bonding. The beam was steered between ±30° with maximum realized gain of 9.7 dBi using 
microstrip patch antennas built on RO3003 board. The gain and pattern of 4-element phased 
array structure and measured passive array are similar, around 77 GHz. To have well 
matching in CPW-to-MTL transitions on low dielectric constant substrate, a tapering based on 
Klopfenstein relation was used. The measured two back-to-back connected MS-to-CPW 
shows a bandwidth of greater than 15 GHz around operating frequency, with the insertion loss 
that is lower than 0.9 dB. The active phase shifter circuit and the 1 × 4 patch array can be used 
for 77 GHz automotive radar application. 
The advantage of this design is that the chip area is only 1.65 mm2 and PCB board with 
antennas and DC bias lines can be manufactured with very low cost. However, when RFIC 
only solution which has all the antennas and all the active phase shifters and transmission 
lines is desired, the die area and cost of the receiver will increase. 
The PCB-chip package can be optimized by reducing the loss which is coming from the 
RF carrying wire-bonds interconnections between chip and PCB pads using packaging 
technologies such as flip-chip bonding or embedded wafer level ball grid array (eWLB). 
In flip-chip method, the chip is flipped (front to back) and the pads of the chip are 
connected to the corresponding pads on the PCB board, as it is shown in Figure 6.1. In this 
method, the pads on the PCB board are required to be located exactly below the pads on the 
chip and are connected using the left bumps between two pads and heating the bumps. 
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Figure 6.1: Schematic of 4-element phased array packaging using the flip-chip 
interconnection. 
To integrate the chips, high accuracy is needed to locate the pads on the chip are placed 
exactly on the corresponding bumps on the pads of the PCB, while some of the pads may not 
be connected during the process. However, the value of transmitting signal loss can be 
decreased significantly, due to the small height of the bump. Moreover, the location of 
connections and dimensions of the bumps can be brought into simulations and a suitable 
matching circuit is designed on the PCB prior to the RF interconnections, which cause to 
increase the efficiency of the flip-chip interconnection.  
In eWLB method, all of the chips are placed in a mold material and then the antennas and 
the RF/DC circuitry are implemented on the redistributed layers (RDL) which are placed on 
the mold, as it is shown in Figure 6.2. Therefore, the package is completed using the bumps 
between the pads on eWLB part and the PCB. The chips pads can be connected to the pads 
with greater size on the RDL layer that makes the eWLB/PCB interconnection easier and 
privilege eWLB method over the flip-chip method. Moreover, the sensitive passive circuit 
that their implementation on the PCB is hard or impossible can be done on RDL of eWLB. 
However, this method is costly (not as the chip area), and changes with respect to its size.  
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Figure 6.2: Schematic of 4-element phased array packaging using the eWLB method. 
 
 
 
Antennas and 
circuitry on RDL 
layer in mold Circuitry 
 on PCB 
MMICs 
in mold 
Probe 
Mold 
98 
REFERENCES 
[1] C. Cao, Y. Ding, X. Yang, J.-J. Lin, H.-T. Wu, A. K. Verma, J. Lin, F. Martin, and K. 
K. O, “A 24-GHz Transmitter With On-Chip Dipole Antenna in 0.13-µm CMOS,” 
IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1394-1402, June 2008. 
[2] M. R. Ahamdi and S. S. Naeini, “On-chip Antennas for 24, 60, and 77GHz Single 
Package Transceivers on Low Resistivity Silicon Substrate”, IEEE Antennas and 
Propagation Symposium, pp. 5059-5062, June 2007, Hawaii, USA 
[3] M. Kaynak, et al., “BEOL embedded RF-MEMS switch for mm-wave applications," 
IEDM Tech. Dig., pp.1-4, 2009. 
[4] L. Gilreath, V. Jain, and P. Heydari, "A W-Band LNA in 0.18-mm SiGe BiCMOS," 
IEEE International Symp. on Circuits and Systems (ISCAS), May 2010.  
[5] Cheng-Ying Hsu, Chu-Yu Chen, and Huey-Ru Chuang, “A 77-GHz CMOS On-Chip 
Bandpass Filter With Balanced and Unbalanced Outputs” IEEE Electron Device 
Letters, vol. 31, No.11, pp.1205-1207, Nov.2010. 
[6] M. Kaynak, et al., “BiCMOS Embedded RF-MEMS Switch for above 90 GHz 
Applications using Backside Integration Technique” IEDM Tech. Dig., pp.832-835, 
2010. 
[7] C.-H. Liu, C.-Y. Hsu, H.-R. Chuang and C.-Y. Chen, “A 60-GHz Millimeter-wave 
CMOS Marchand Balun Using 0.18µm CMOS Technology,” Microwave and Optical 
Technology Letters, vol. 51, no. 3, pp. 776–770, March 2009. 
[8] F. Pavanello, G. Ducournau, E. Peytavit, S. Lepilliet, and J.-F. Lampin, “High-Gain 
Yagi–Uda Antenna on Cyclic Olefin Copolymer Substrate for 300-GHz Applications,” 
IEEE Antennas and Wireless Propag. Lett., vol. 13, pp. 939-942, 2014. 
[9] F. Gutierrez, S. Agarwal, K. Parrish, and T. S. Rappaport, “On-Chip Integrated Antenna 
Structures in CMOS for 60 GHz WPAN Systems,” IEEE Journal on Selected Areas in 
Communications, vol. 27, no. 8, pp. 1367–1378, Oct. 2009. 
[10] C.-C. Lin, S.-S. Hsu, C.-Y. Hsu, and H.-R. Chuang, “A 60-GHz Millimeter-wave 
CMOS RFIC-on-Chip Triangular Monopole Antenna for WPAN Applications,” IEEE 
International Symposium on Antennas and Propagation, pp. 2522–2525, June 2007. 
[11] K.-H. Tsai, L.-K. Yeh, P.-C. Kuo and H.-R. Chuang, “Design of 60-GHz CPW-Fed 
CMOS On-Chip Integrated Antenna-Filter,” Proceedings of the Fourth European 
Conference on Antennas and Propagation (EuCAP), pp. 1–3, April 2010. 
99 
[12] P.-J. Guo, and H.-R. Chuang, “A 60-GHz Millimeter-wave CMOS RFIC-on-chip 
Meander-line Planar Inverted-F Antenna for WPAN Applications,” IEEE International 
Symposium on Antennas and Propagation, pp. 1–4, July 2008. 
[13] Y. P. Zhang, M. Sun, and L. H. Guo, “On-Chip Antennas for 60-GHz Radios in Silicon 
Technology,” IEEE Transactions on Electron Devices, vol. 52, no. 7, pp. 1664–1668, 
July 2005. 
[14] S.-S. Hsu, K.-C. Wei, C.-Y. Hsu, and H. R.-Chuang, “A 60-GHz Millimeter-Wave 
CPW-Fed Yagi Antenna Fabricated by Using 0.18-µm CMOS Technology,” IEEE 
Electron Device Letters, vol. 29, no. 6, pp. 625–627, June 2008. 
[15] H.-R. Chuang, L.-K. Yeh, P.-C. Kuo, K.-H. Tsai, and H.-L. Yue, “A 60-GHz 
Millimeter-Wave CMOS Integrated On-Chip Antenna and Bandpass Filter,” IEEE 
Trans. Electron Devices, vol. 58, no. 9, pp.1837-1845, Jul. 2011. 
[16] J. Hasch, U. Wostradowski, S. Gaier, T. Hansen, and R. Bosch, “77 GHz Radar 
Transceiver with Dual Integrated Antenna Elements,” 5th German Microwave 
Conference, pp. 280–283, March 2010. 
[17] H. Essen, H.-H. Fuchs, M. Hagelen, S. Stanko, D. Notel, S, Erukulla, J. Huck1, M. 
Schlechtweg, A. Tessmann, “Concealed Weapon Detection with Active and Passive 
Millimeter wave Sensors, Two Approaches,” German Microwave Conference, 
Karlsruhe, Germany, March 2006. 
[18] S. Pan, F. Caster, P. Heydari, F. Capolino, “A 94-GHz Extremely Thin Metasurface-
Based BiCMOS On-Chip Antenna,” IEEE Trans. Antennas Propag., vol. 62, no. 9, 
pp.4439-4451, Sep. 2014. 
[19] S. Pan, and F. Capolino, “Design of a CMOS On-Chip Slot Antenna With Extremely 
Flat Cavity at 140 GHz,” IEEE Antennas and Wireless Propag. Lett., vol. 10, pp. 827-
830, 2011. 
[20] D. Liu, B. Gaucher, U. Pfeiffer, J. Grzyb, “Advanced millimeter wave Technologies: 
Antennas, packaging and circuits”, Wiley, 2009. 
[21] C. Migliaccio, B. D. Nguyen, Ch. Pichot, N. Yonemoto, K. Yamamoto, K. Yamada, H. 
Nasui, W. Mayer, A. Gronau, and W. Menzel “Millimeter-Wave Radar for Rescue 
Helicopters,” 9th International Conference on Control, Automation, Robotics and 
Vision (ICARCV), pp. 1-6, Dec. 2006. 
[22] S. Beer, G. Adamiuk, and T. Zwick, “Novel Antenna Concept for Compact Millimeter-
Wave Automotive Radar Sensors,” IEEE Antennas and Wireless Propagation Letters, 
vol. 8, pp. 771–774, 2009. 
100 
[23] J. Hasch, E. Topak, R. Schnabel, T. Zwick, R. Weigel, and C. Waldschmidt, 
“Millimeter-Wave Technology for Automotive Radar Sensors in the 77 GHz Frequency 
Band,” IEEE Trans. Microwave Theory Tech., vol. 60, no. 3, pp.845-860, Mar. 2012. 
[24] A. Babakhani, X. Guan, A. Komijani, A. Natarajan, and A. Hajimiri, “A 77-GHz 
Phased-Array Transceiver With On-Chip Antennas in Silicon: Receiver and Antennas,” 
IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2795–2806, Dec. 2006. 
[25] A. Natarajan, A. Komijani, X. Guan, A. Babakhani, and A. Hajimiri, “A 77-GHz 
Phased-Array Transceiver With On-Chip Antennas in Silicon: Transmitter and Local 
LO-Path Phase Shifting,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2807–2819, 
Dec. 2006. 
[26] A. Stehle, et.al, ‘’RF-MEMS Switch and Phase Shifter Optimized for W-Band’’, 38th 
European Microwave Conference, pp. 104-107, 2008. 
[27] B. Dehlink, et.al, ‘’A low noise amplifier at 77 GHz in SiGe:C bipolar technology’’, 
IEEE Compound Semiconductor Integrated Circuit Symposium, pp. 287-290, Palm 
Springs, CA, USA, Nov. 2005. 
[28] J. J. Hung, L. Dussopt and G. M. Rebeiz, “A Low-Loss Distributed 2-Bit W-Band 
MEMS Phase Shifter”, 33rd European Microwave Conference proceeding, pp.983-985, 
Munich, 2003. 
[29] Y.-H. Chuang, H.-L. Yue, C.-Y. Hsu, H.-R. Chuang, “A 77-GHz Integrated On-Chip 
Yagi Antenna with Unbalanced-to-Balanced Bandpass Filter Using IPD Technology,” 
Proc. of the Asia-Pacific Microwave Conference (APMC), pp. 449–452, Dec. 2011. 
[30] M.-R. Nezhad-Ahmadi, M. Fakharzadeh, B. Biglarbegian, and S. Safavi-Naeini, “High-
Efficiency On-Chip Dielectric Resonator Antenna for mm-Wave Transceivers,” IEEE 
Trans. Antennas Propag., vol. 58, no. 10, pp.3388-3392, Oct. 2010. 
[31] Y.-C. Ou, and G. M. Rebeiz, “On-Chip Slot-Ring and High-Gain Horn Antennas for 
Millimeter-Wave Wafer-Scale Silicon Systems,” IEEE Trans. Microwave Theory Tech., 
vol. 59, no. 8, pp.1963-1972, Aug. 2011. 
[32] R. Wu, W. Deng, S. Sato, T. Hirano, N. Li, T. Inoue, H. Sakane, K. Okada, A. 
Matsuzawa, “A 17-mW 5-Gb/s 60-GHz CMOS Transmitter with Efficiency-Enhanced 
On-Chip Antenna,” in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., 
2014, pp.381-384. 
[33] J. W. May, R. A. Alhalabi, G. M. Rebeiz, “A 3 G-Bit/s W-Band SiGe ASK Receiver 
with a High-Efficiency On-Chip Electromagnetically-Coupled Antenna,” in Proc. IEEE 
Radio Frequency Integrated Circuits (RFIC) Symp., 2010, pp.87-90. 
101 
[34] S. Beer, B. Gottel, C. Rusch, H. Gulan, T. Zwick, “Off-Chip Antenna Designs for Fully 
Integrated, Low-Cost Millimeter-Wave Transceivers,” International Workshop on 
Antenna Technology (iWAT), pp.199-202, Mar. 2013. 
[35] R. Carrillo-Ramirez, and R. W. Jackson, “A Highly Integrated Millimeter-Wave Active 
Antenna Array Using BCB and Silicon Substrate,” IEEE Trans. Microwave Theory 
Tech., vol. 52, no. 6, pp. 1648-1653, June. 2004. 
[36] A. Fischer, Z. Tong, A. Hamidipour, L. Maurer, and A. Stelzer, “A 77-GHz Antenna in 
Package,” in Proc. 41st European Microwave Conference (EuMc 2011), 2011, pp. 
1316–1319. 
[37] M. Wojnowski, C. Wagner, R. Lachner, J. Bock, G. Sommer, and K. Pressel, “A 77-
GHz SiGe Single-Chip Four-Channel Transceiver Module with Integrated Antennas in 
Embedded Wafer-Level BGA Package,” IEEE 62nd Electronic Components and 
Technology Conference (ECTC 2012), 2012, pp. 1027–1032. 
[38] M. A. Henawy, and M. Schneider, “Integrated Antennas in eWLB Packages for 77 GHz 
and 79 GHz Automotive Radar Sensors,” 41st European Microwave Conference 
(EuMC), pp. 1312–1315, Oct. 2011. 
[39] H.-C. Lu, C.-C. Kuo, P.-A. Lin, C.-F. Tai, Y.-L. Chang, Y.-S. Jiang, J.-H. Tsai, Y.-M. 
Hsin, and H. Wang, “Flip-Chip-Assembled W-Band CMOS Chip Modules on Ceramic 
Integrated Passive Device With Transition Compensation for Millimeter-Wave System-
in-Package Integration,” IEEE Trans. Microwave Theory Tech., vol. 60, no. 3, pp. 766-
777, Mar. 2012. 
[40] W. T. Khan, A. L. V. Lopez, A. C. Ulusoy, and J. Papapolymerou, “Packaging a W-
Band Integrated Module With an Optimized Flip-Chip Interconnect on an Organic 
Substrate,” IEEE Trans. Microwave Theory Tech., vol. 62, no. 1, pp. 64-72, Jan. 2014. 
[41] M. Jahn, R. Feger, C. Wagner, Z. Tong, and A. Stelzer, “A Four-Channel 94-GHz 
SiGe-Based Digital Beamforming FMCW Radar,” IEEE Trans. Microwave Theory 
Tech., vol. 60, no. 3, pp. 861-869, Mar. 2012. 
[42] C. E. Patterson, W. T. Khan, G. E. Ponchak, G. S. May, and J. Papapolymerou, “A 60-
GHz Active Receiving Switched-Beam Antenna Array With Integrated Butler Matrix 
and GaAs Amplifiers,” IEEE Trans. Microwave Theory Tech., vol. 60, no. 11, pp. 3599-
3607, Nov. 2012. 
[43] D. Shin, and G. M. Rebeiz, “A High-Linearity X-Band Four-Element Phased-Array 
Receiver: CMOS Chip and Packaging,” IEEE Trans. Microwave Theory Tech., vol. 59, 
no. 8, pp. 2064-2072, Aug. 2011. 
102 
[44] B.-H. Ku, P. Schmalenberg, O. Inac, O. D. Gurbuz, J. S. Lee, K. Shiozaki, and G. M. 
Rebeiz, “A 77–81-GHz 16-Element Phased-Array Receiver With ±50° Beam Scanning 
for Advanced Automotive Radars,” IEEE Trans. Microwave Theory Tech., vol. 62, no. 
11, pp. 2823-2832, Nov. 2014. 
[45] J. F. Buckwalter, A. Babakhani, A. Komijani, and A. Hajimiri, “An Integrated 
Subharmonic Coupled-Oscillator Scheme for a 60-GHz Phased-Array Transmitter,” 
IEEE Trans. Microwave Theory Tech., vol. 54, no. 12, pp. 4271-4280, Dec. 2006. 
[46] http://www.etsi.org/index.php/technologies-clusters/technologies/intelligent-transport/ 
automotive-radar. 
[47] ECC decision of 19 March 2004 on the frequency band 77-81 GHz to be designated for 
the use of automotive short range radars (ECC/DEC 04) Eur. Radio Communication 
Office. Copenhagen, Denmark, 2004, Online, http://www.ero.dk 
[48] http://bosch-automotive.com.cn/media/db_application/downloads/pdf/safety_1/en_4/  
lrr3_datenblatt_de_2009.pdf.  
[49] W. M. Stutzman, and G. A. Thiele, Antenna Theory and Design, 3rh ed., New York: 
Wiley, 2012. 
[50] W. Bakalski, W. Simburger, H. Knapp, H.-D. Wohlmuth, and A. L. Scholtz, “Lumped 
and Distributed Lattice-type LC-Baluns,” in Proc. IEEE MTT-S International 
Microwave Symposium Digest, vol. 1, Jun. 2002, pp. 209–212. 
[51] Jong-Sik Lim, et.al, “A 77 GHz CPW balun using Wilkinson structure”, 34th European 
Microwave Conference, pp. 377-380, Oct. 2004, Amsterdam. 
[52] E. O. Hammerstad, “Equations for Microstrip Circuit Design,” Proc. Fifth European 
Microwave Conf., pp. 268–272, September 1975. 
[53] H. Wheeler, “Transmission Line Properties of Parallel Strips Separated by a Dielectric 
Sheet,” IEEE Trans., MTT-13, pp. 172-185, 1965. 
[54] D. M. Pozar, Microwave Engineering, 4th ed., New York: Wiley, 2012. 
[55] J.-S. G. Hong, M. J. Lancaster, Microstrip Filters for RF / Microwave Applications, 1st 
ed., New York: Wiley, 2004. 
[56] D. Neculoiu, S. I. Ene, A. A. Muller, C. Buiculescu, “Electromagnetic Modelling and 
Design of 77 GHz Antennas in LTCC Technology,” International Semiconductor 
Conference, pp. 341-344, Oct. 2009. 
[57] J. Schoebel and P. Herrero, “Planar Antenna Technology for mm-Wave Automotive 
Radar, Sensing, and Communications,” in Radar technology, Croatia: Intech, January 
2010, pp.297-318. 
103 
[58] S. Beer, G. Adamiuk, and T. Zwick, “Design and Probe Based Measurement of 77 GHz 
Antennas for Antenna in Package Applications,” 39th European Microwave Conference 
(EuMC), pp. 524–527, Sep.-Oct. 2009. 
[59] W. Menzel, and A. Moebius, “Antenna Concepts for Millimeter-Wave Automotive 
Radar Sensors,” in Proc. IEEE, vol. 100, no. 7, pp.2372-2379, Jul. 2012. 
[60] Y. A. Atesal, B. Cetinoneri, R. A. Alhalabi, and G. M. Rebeiz, “Wafer-Scale W-Band 
Power Amplifiers Using On-Chip Antennas,” in Proc. IEEE Radio Frequency 
Integrated Circuits (RFIC) Symp., 2010, pp.469-472. 
[61] J. M. Edwards and G. M. Rebeiz, “High-Efficiency Silicon RFIC Millimeter-Wave 
Elliptical Slot-Antenna with a Quartz Lens,” in Proc. IEEE Antennas Propag. Soc. Int. 
Symp., Jul. 2011, pp. 899–902. 
[62] Y.-C. Ou, and G. M. Rebeiz, “Differential Microstrip and Slot-Ring Antennas for 
Millimeter-Wave Silicon Systems,” IEEE Trans. Antennas Propag., vol. 60, no. 6, 
pp.2611-2619, June 2012. 
[63] L. Marnat, A. A. A. Carreno, D. Conchouso, M. G. Martınez, I. G. Foulds, and A. 
Shamim, “New Movable Plate for Efficient Millimeter Wave Vertical on-Chip 
Antenna,” IEEE Trans. Antennas Propag., vol. 61, no. 4, pp.1608-1615, April 2013. 
[64] I-S. Chen, H.-K. Chiou, and N.-W. Chen, “V-Band On-Chip Dipole-Based Antenna,” 
IEEE Trans. Antennas Propag., vol. 57, no. 10, pp.2853-2861, Oct. 2009. 
[65] S. Pan, L. Gilreath, P. Heydari, and F. Capolino, “Investigation of a Wideband 
BiCMOS Fully On-Chip W-Band Bowtie Slot Antenna,” IEEE Antennas and Wireless 
Propag. Lett., vol. 12, pp. 706-709, 2013. 
[66] A. Shamim, L. Roy, N. Fong, G. Tarr, V. Levenets, “On-Chip Antenna Measurements: 
Calibration and De-embedding Considerations,” in Proc. IEEE Instrumentation and 
Measurement Tech. Conf. (IMTC), May. 2005, pp. 463–466. 
[67] R. Garg, P. Bhartia, I. Bahl, and A. Ittipiboon, Microstrip Antenna Design Handbook, 
Norwood, MA: Artech House, 2001. 
[68] D. M. Pozar, “Consideration for Millimeter Wave Printed Antennas,” IEEE Trans. 
Antennas Propag., vol. 31, pp. 740–747, Sep. 1983. 
[69] N.G. Alexopoulos, P.B. Katehi, and D.B. Rutledge, “Substrate Optimization for 
Integrated Circuit Antennas,” IEEE Trans. Microwave Theory Tech., vol. 31, no. 7, pp. 
550-557, July 1983. 
104 
[70] A. K. Bhattacharyya, “Effect of Finite Ground Plane on the Radiation Characteristics of 
a Circular Patch Antenna,” IEEE Transactions on Antenna and Propagation, vol. 38, 
no. 2, pp. 152–159, Feb. 1990. 
[71] A. C. F. Reniers, A. R. van Dommele, A. B. Smolders, and M. H. A. J. Herben, “The 
Influence of the Probe Connection on mm-Wave Antenna Measurements,” IEEE Trans. 
Antennas Propag., vol. 63, no. 9, pp.3819-3825, Sep. 2015. 
[72] D. K. Ghodgaonkar, V. V. Varadan, and V. K. Varadan, "A Free-Space Method for 
Measurement of Dielectric Constants and Loss Tangents at Microwave Frequencies," 
IEEE Trans. Inst. and Measurement, vol. 38, no. 3, pp. 789-793, Jun. 1989. 
[73] G. L. Friedsam and E. M. Biebl, "A Broadband Free-Space Dielectric Properties 
Measurement System at Millimeter Wavelengths," Conference on Precision 
Electromagnetic Measurements Digest, pp. 210–211, Jun. 1996. 
[74] D. K. Ghodgaonkar, V. V.Varadan, and V. K. Varadan,"Free-Space Measurement of 
Complex Permittivity and Complex Permeability of Magnetic Materials at Microwave 
Frequencies," IEEE Trans. Inst. and Measurement, vol. 39, no. 2, 387-394, Apr. 1990. 
[75] S. Y. Kim and G. M. Rebeiz, “A Low-Power BiCMOS 4-Element Phased Array 
Receiver for 76-84 GHz Radars and Communication Systems,” IEEE Journal of Solid 
State Circuits, vol. 47, no. 2 pp. 359-367, Feb. 2012. 
[76] A. Natarajan, S. K. Reynolds, M. Tsai, S. T. Nicolson, J. C. Zhan, D. G. Kam, D. Liu, 
Y. O. Huang, A. V. Garcia and B. A. Floyd, “A Fully-Integrated 16-Element Phased-
Array Receiver in SiGe BiCMOS for 60-GHz Communications,” IEEE Journal of Solid 
State Circuits, vol. 46, no. 5, pp. 1059-1075, May. 2011. 
[77] R. F. Harrington, Time-Harmonic Electromagnetic Fields, McGraw-Hill Book Co., p. 
183, 1961. 
[78] H.-Y. Lee, “Wideband Characterization of a Typical Bonding Wire for Microwave and 
Millimeter- wave Integrated Circuits,” IEEE Trans. Microwave Theory Tech., vol. 43, 
no. 1, pp. 63-68, Jan. 1995. 
[79] A. Sutono, N. G. Cafaro, J. Laskar, and M. M. Tentzeris, “Experimental Modeling, 
Repeatability Investigation and Optimization of Microwave Bond Wire Interconnects,” 
IEEE Trans. Advanced Packaging, vol. 24, no. 4, pp. 595-603, Nov. 2001. 
[80] J. Lim, D. Kwon, J.-S. Rieh, S.-W. Kim, and S. Hwang, “RF Characterization and 
Modeling of Various Wire Bond Transitions,” IEEE Trans. Advanced Packaging, vol. 
28, no. 4, pp. 772-778, Nov. 2005. 
105 
[81] R.W. Klopfenstein, “A Transmission Line Taper of Improved Design,” Proceedings of 
the IRE, vol. 44, no. 1, pp. 31-35, Jan. 1956. 
[82] G. Strauss, P. Ehret, and W. Menzel, “On-Wafer Measurement of Microstrip-Based 
MIMICS Without Via Holes,” IEEE MTT-S International Microwave Symposium 
Digest, 1996, pp. 1399-1402. 
[83] G.P. Gauthier, L.P. Katehi, and G. M. Rebeiz, “W-Band Finite Ground Coplanar 
Waveguide (FGCPW) to Microstrip Line Transition,” IEEE MTT-S International 
Microwave Symposium Digest, 1998, pp. 107-109. 
[84] A. M. E. Safwat, K. A. Zaki, W. Johnson, and C. H. Lee, “Novel Design for Coplanar 
Waveguide to Microstrip Transition,” IEEE MTT-S International Microwave 
Symposium Digest, 2001, pp. 607-610. 
[85] L. Zhu, K. L. Melde, and J. Prince, “A Broadband CPW-to-Microstrip Via-Less 
Transition for On Wafer Package Probing Applications,” IEEE Electrical Performance 
of Electronic Packaging, 2003, pp. 75-78. 
[86] G. Zheng, J. Papapolymerou, and M. M. Tentzeris, “Wideband Coplanar Waveguide RF 
Probe Pad to Microstrip Transitions Without Via Holes,” IEEE Microwave and 
Wireless Components Letters, vol. 13, no. 12, pp. 544-546, Dec. 2003. 
[87] Y. C. Lee, and C. S. Park, “A Compact and Low-Radiation CPW Probe Pad Using 
CBCPW-to-Microstrip Transitions for V-Band LTCC Applications,” IEEE Trans. 
Advanced Packaging, vol. 30, no. 3, pp. 566-569, Aug. 2007. 
[88] Z. Zhou, and K. L. Melde, “Development of a Broadband Coplanar Waveguide-to-
Microstrip Transition With Vias,” IEEE Trans. Advanced Packaging, vol. 31, no. 4, pp. 
861-872, Nov. 2008. 
[89] G. P. Gauthier, J. P. Raskin, L. P. B. Katehi, and G. M. Rebeiz, “A 94-GHz Aperture-
Coupled Micromachined Microstrip Antenna,” IEEE Trans. Antennas Propag., vol. 47, 
pp. 1761–1766, Dec. 1999. 
[90] Application Note, LRL/LRM Calibration Theory and Methodology MS4640A Vector 
Network Analyzer VectorStar™ VNA. 
[91] X. Tang, and K. Mouthaan, “Design of Large Bandwidth Phase Shifters Using Common 
Mode All-Pass Networks,” IEEE Microwave and Wireless Components Letters, vol. 22, 
no. 2, pp. 55-57, Feb2012. 
[92] W. Ciccognani, M. Ferrari, F. Giannini, and E. Limiti, “A Novel Broadband MMIC 
Vector Modulator for V-band Applications,” International Journal on RF and 
Microwave Computer-Aided Engineering, vol. 20, no. 1, pp. 103-113, Jan. 2010. 
106 
[93] W. Lim, X. Tang, and K. Mouthaan, “L-Band 360º Vector-Sum Phase Shifter Using 
COTS Components,” Proc. Asia-Pacific Microwave Conference (APMC), 2012, pp. 
100-102. 
[94] Y. Zheng, and C. E. Saavedra, “Full 360o Vector-Sum Phase-Shifter for Microwave 
System Applications,” IEEE Transactions on Circuits and Systems-I: Regular Papers, 
vol. 57, no. 4, pp. 752-758, Apr. 2010. 
[95] E. Ozturk, and I. Tekin, “A Novel Three Vector Sum Active Phase Shifter Design for 
W-Band Automotive Radar Applications,” Microwave and Opt. Tech. Letters, vol. 56, 
no. 7, pp. 1715-1721, July 2014. 
